fifo-buffer

In this project, I investigate and design a NoC system consisting of the router/switch, IPs (CPU or other hardware module), and interconnection structure (topology) such as Mesh.

routing network-on-chip arbiter fifo-buffer asynchronous-communication crossbar-switch

Updated Nov 23, 2024
VHDL

pervu / FIFObuf

Star

Simple and lightweight FIFO\LIFO buffer library for the Arduino.

arduino esp fifo lifo fifo-buffer lifo-buffer

Updated Jan 23, 2025
C++

1sand0s / SSP-Master-and-Slave-Verilog-Module

Star

FSM based SPI/SSP Master and Slave Verilog Module

rtl verilog verilog-hdl fifo-buffer

Updated Dec 8, 2019
Verilog

samiyaalizaidi / FIFO-In-Verilog

Star

Implementation of a FIFO structure for Digital Systems | Written in Verilog HDL

vivado verilog-hdl fifo-queue fifo-buffer digital-system-design

Updated Mar 26, 2024
Verilog

Improve this page

Add a description, image, and links to the fifo-buffer topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the fifo-buffer topic, visit your repo's landing page and select "manage topics."

Learn more

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

fifo-buffer

Here are 8 public repositories matching this topic...

mihir8181 / VerilogHDL-Codes

Crazy-Geeks / RingBuffer

aniketnk / circular-queue-verilog

t1m013y / RingBuf-c

erfanresume / Two-Router-Network-on-Chip

pervu / FIFObuf

1sand0s / SSP-Master-and-Slave-Verilog-Module

samiyaalizaidi / FIFO-In-Verilog

Improve this page

Add this topic to your repo

pFad - (p)hone/(F)rame/(a)nonymizer/(d)eclutterfier! Saves Data!