Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
-
Updated
Nov 21, 2017 - Verilog
Content-Length: 182088 | pFad | http://github.com/topics/spi-fpga
86Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
Add a description, image, and links to the spi-fpga topic page so that developers can more easily learn about it.
To associate your repository with the spi-fpga topic, visit your repo's landing page and select "manage topics."
Fetched URL: http://github.com/topics/spi-fpga
Alternative Proxies: