A versatile full-duplex RS232 FPGA module with internal FIFO buffer on RX
-
Updated
Aug 6, 2024 - Verilog
Content-Length: 177467 | pFad | http://github.com/topics/verilog-serial-port
FCA versatile full-duplex RS232 FPGA module with internal FIFO buffer on RX
Add a description, image, and links to the verilog-serial-port topic page so that developers can more easily learn about it.
To associate your repository with the verilog-serial-port topic, visit your repo's landing page and select "manage topics."
Fetched URL: http://github.com/topics/verilog-serial-port
Alternative Proxies: