default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIEEE Embedded Systems Letters, Volume 12
Volume 12, Number 1, March 2020
- Mohammad Motamedi
, Felix Portillo, Mahya Saffarpour, Daniel D. Fong, Soheil Ghiasi:
Octopus: Context-Aware CNN Inference for IoT Applications. 1-4 - Stefano Cherubin, Daniele Cattaneo, Michele Chiari, Antonio Di Bello, Giovanni Agosta:
TAFFO: Tuning Assistant for Floating to Fixed Point Optimization. 5-8 - Nick Iliev, Alberto Gianelli, Amit Ranjan Trivedi:
Low Power Speaker Identification by Integrated Clustering and Gaussian Mixture Model Scoring. 9-12 - Wenjie Fu, Ming Ling, Wei Wang, Longxing Shi:
AMPS: Accelerating McPAT Power Evaluation Without Cycle-Accurate Simulations. 13-16 - Davide Zoni, Luca Cremona, William Fornaciari:
All-Digital Energy-Constrained Controller for General-Purpose Accelerators and CPUs. 17-20 - Shasha Guo, Lei Wang, Baozi Chen, Qiang Dou:
An Overhead-Free Max-Pooling Method for SNN. 21-24 - Jaeheon Kwak, Jinkyu Lee:
Minimizing Capacity Degradation of Heterogeneous Batteries in a Mobile Embedded System. 25-28 - Mohsen Ansari, Mostafa Pasandideh, Javad Saber-Latibari, Alireza Ejlali:
Meeting Thermal Safe Power in Fault-Tolerant Heterogeneous Embedded Systems. 29-32
Volume 12, Number 2, June 2020
- Biswadip Maity, Majid Shoushtari, Amir M. Rahmani, Nikil D. Dutt:
Self-Adaptive Memory Approximation: A Formal Control Theory Approach. 33-36 - Kazuo Sakiyama, Tatsuya Fujii, Kohei Matsuda, Noriyuki Miura:
Flush Code Eraser: Fast Attack Response Invalidating Cryptographic Sensitive Data. 37-40 - Andrew J. Sonta, Rishee K. Jain:
Building Relationships: Using Embedded Plug Load Sensors for Occupant Network Inference. 41-44 - Kaoru Saso, Yuko Hara-Azumi:
Revisiting Simple and Energy Efficient Embedded Processor Designs Toward the Edge Computing. 45-49 - Yongsoo Joo, Dongjoo Seo, Dongyun Shin, Sung-Soo Lim:
Enlarging I/O Size for Faster Loading of Mobile Applications. 50-53 - Milad Afzalan, Farrokh Jazizadeh:
Data-Driven Identification of Consumers With Deferrable Loads for Demand Response Programs. 54-57 - Abhishek N. Tripathi, Arvind Rajawat:
An Accurate and Quick ANN-Based System-Level Dynamic Power Estimation Model Using LLVM IR Profiling for FPGA Designs. 58-61 - Paolo Meloni, Daniela Loi, Gianfranco Deriu, Marco Carreras, Francesco Conti, Alessandro Capotondi, Davide Rossi:
Exploring NEURAghe: A Customizable Template for APSoC-Based CNN Inference at the Edge. 62-65 - Rafael Stahl, Daniel Mueller-Gritschneder, Ulf Schlichtmann:
Driver Generation for IoT Nodes With Optimization of the Hardware/Software Interface. 66-69
Volume 12, Number 3, September 2020
- Maria I. Mera Collantes, Siddharth Garg:
Do Not Trust, Verify: A Verifiable Hardware Accelerator for Matrix Multiplication. 70-73 - Dongning Ma, Xun Jiao:
WoMA: An Input-Based Learning Model to Predict Dynamic Workload of Embedded Applications. 74-77 - Alessandro Biondi, Federico Nesti, Giorgiomaria Cicero, Daniel Casini, Giorgio C. Buttazzo:
A Safe, Secure, and Predictable Software Architecture for Deep Learning in Safety-Critical Systems. 78-82 - Asieh Salehi Fathabadi, Mohammadsadegh Dalvandi, Michael J. Butler, Bashir M. Al-Hashimi:
Verifying Cross-Layer Interactions Through Formal Model-Based Assertion Generation. 83-86 - Omer Mujahid, Zahid Ullah:
High Speed Partial Pattern Classification System Using a CAM-Based LBP Histogram on FPGA. 87-90 - Jin-Hyun Kim, Hyun-Wook Jin:
Virtio Front-End Network Driver for RTEMS Operating System. 91-94 - Moumita Das, Ansuman Banerjee, Mainak Chaudhuri, Bhaskar Sardar:
Shared Pattern History Tables in Multicomponent Branch Predictors With a Dealiasing Cache. 95-98 - Theodoros Marinakis, Shivam Kundan, Iraklis Anagnostopoulos:
Meeting Power Constraints While Mitigating Contention on Clustered Multiprocessor System. 99-102
Volume 12, Number 4, December 2020
- Preeti Ranjan Panda:
Editorial-December 2020. 103-104 - Robin Hofmann, Borislav Nikolic, Rolf Ernst:
Challenges and Limitations of IEEE 802.1CB-2017. 105-108 - Vikas Kumar, Mithun Mukherjee, Jaime Lloret:
A Hardware-Efficient and Reconfigurable UFMC Transmitter Architecture With its FPGA Prototype. 109-112 - Marshal Raj, Gopalakrishnan Lakshminarayanan, Seok-Bum Ko, Nagi Naganathan, N. Ramasubramanian:
Configurable Logic Blocks and Memory Blocks for Beyond-CMOS FPGA-Based Embedded Systems. 113-116 - Sébastien Le Nours, Dharmender Singh:
A Generic Executable Model for Fast Yet Accurate Contention Simulation in Multiprocessor Systems. 117-120 - Rakesh Kumar, Akash Sachan, Ankur Gogoi, Bibhas Ghoshal:
Application Phase Behavior-Guided Thermal Management of Embedded Platforms. 121-124 - Manuel Coutinho, Carlos Almeida:
Schedulability of Blocking Threads. 125-128 - Hyeongboo Baek, Jinkyu Lee:
Improved Schedulability Test for Non-Preemptive Fixed-Priority Scheduling on Multiprocessors. 129-132 - Erdem Ozcan, Aydin Aysu:
High-Level Synthesis of Number-Theoretic Transform: A Case Study for Future Cryptosystems. 133-136
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-02-28 21:53 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
