default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDDSD 2016: Limassol, Cyprus
- Paris Kitsos:
2016 Euromicro Conference on Digital System Design, DSD 2016, Limassol, Cyprus, August 31 - September 2, 2016. IEEE Computer Society 2016, ISBN 978-1-5090-2817-7
DTFT-1 - Dependability, Testing and Fault Tolerance in Digital Systems
- Jahanzeb Anwer, Marco Platzner
:
Boolean Difference Based Reliability Evaluation of Fault-Tolerant Circuit Structures on FPGAs. 1-8 - Martin Danhel, Filip Stepánek, Hana Kubátová:
The Effect of the Transient Faults in Dependability Prediction. 9-13
RECONFIG-1 - Reconfigurable Computing
- André Lalevee, Pierre-Henri Horrein, Matthieu Arzel, Michael Hübner, Sandrine Vaton:
AutoReloc: Automated Design Flow for Bitstream Relocation on Xilinx FPGAs. 14-21 - Jorge H. Meza Escobar, Heinz-Dietrich Wuttke, Steffen Ostendorff:
A Configurable Test-Processor for Board-Level Testing. 22-29 - Michael Adriaansen, Mark Wijtvliet, Roel Jordans, Luc Waeijen, Henk Corporaal:
Code Generation for Reconfigurable Explicit Datapath Architectures with LLVM. 30-37
SDSG-1 - System Design for the Smart Grid
- Rune Hylsberg Jacobsen, Armin Ghasem Azar, Emad Samuel Malki Ebeid:
Design of an Event-Driven Residential Demand Response Infrastructure. 38-45 - Armin Ghasem Azar, Emad Ebeid, Rune Hylsberg Jacobsen:
A Formal Framework for Modeling Smart Grid Applications: Demand Response Case Study. 46-54
EPDSD-1 - European Projects in Digital System Design
- Paolo Burgio, Marko Bertogna, Ignacio Sanudo Olmedo, Paolo Gai, Andrea Marongiu, Michal Sojka:
A Software Stack for Next-Generation Automotive Systems on Many-Core Heterogeneous Platforms. 55-59 - Manolis Katevenis, Nikolaos Chrysos, Manolis Marazakis, Iakovos Mavroidis, Fabien Chaix, Nikolaos D. Kallimanis, Javier Navaridas, John Goodacre, Piero Vicini, Andrea Biagioni, Pier Stanislao Paolucci, Alessandro Lonardo, Elena Pastorelli, Francesca Lo Cicero, Roberto Ammendola, P. Hopton, P. Coates, Giuliano Taffoni, Stefano Cozzini, Martin L. Kersten, Y. Zhang, Julio Sahuquillo, Sergio Lechago, C. Pinto, Bernd Lietzow, D. Everett, Gino Perna:
The ExaNeSt Project: Interconnects, Storage, and Packaging for Exascale Systems. 60-67 - Mariano Cecowski, Giovanni Agosta, Ariel Oleksiak, Michal Kierzynka, Micha vor dem Berge, Wolfgang Christmann, Stefan Krupop, Mario Porrmann, Jens Hagemeyer, René Griessl, Meysam Peykanu, Lennart Tigges, Sven Rosinger, Daniel Schlitt, Christian Pieper, Carlo Brandolese, William Fornaciari, Gerardo Pelosi, Robert Plestenjak, Justin Cinkelj, Loïc Cudennec, Thierry Goubier, Jean-Marc Philippe, Udo Janssen, Chris Adeniyi-Jones:
The M2DC Project: Modular Microserver DataCentre. 68-74 - Mahmoud Hussein, Réda Nouacer, Ansgar Radermacher:
A Model-Driven Approach for Validating Safe Adaptive Behaviors. 75-81
AHSA-1 - Architectures and Hardware for Security Applications
- Robert Hesselbarth, Georg Sigl:
Fast and Reliable PUF Response Evaluation from Unsettled Bistable Rings. 82-90 - William Diehl, Kris Gaj:
RTL Implementations and FPGA Benchmarking of Three Authenticated Ciphers Competing in CAESAR Round Two. 91-98 - Philipp Koppermann, Fabrizio De Santis, Johann Heyszl, Georg Sigl:
X25519 Hardware Implementation for Low-Latency Applications. 99-106 - Dorian Amiet, Andreas Curiger, Paul Zbinden:
Flexible FPGA-Based Architectures for Curve Point Multiplication over GF(p). 107-114
SOCNOC - Systems and Networks on Chip
- Wen Zong, Liang Wang, Qiang Xu, Michael Opoku Agyeman:
SlideAcross: A Low-Latency Adaptive Router for Chip Multi-processor. 115-122 - Mohamad FallahRad, Ahmad Patooghy, Hesamedin Ziaeeziabari, Ebadollah Taheri:
CirKet: A Performance Efficient Hybrid Switching Mechanism for NoC Architectures. 123-130 - Sadia Moriam, Gerhard P. Fettweis:
Fault Tolerant Deadlock-Free Adaptive Routing Algorithms for Hexagonal Networks-on-Chip. 131-137 - Konstantinos Tatas, Chrysostomos Chrysostomou:
Adaptive Networks-on-Chip Routing with Fuzzy Logic Control. 138-145
MEMO - Memories
- Youen Lesparre, Alix Munier Kordon, Jean-Marc Delosme:
Evaluation of Synchronous Dataflow Graph Mappings onto Distributed Memory Architectures. 146-153 - Ihsen Alouani, Hamzeh Ahangari, Özcan Özturk, Smaïl Niar:
NS-SRAM: Neighborhood Solidarity SRAM for Reliability Enhancement of SRAM Memories. 154-159
IMUA - Image and Multimedia Applications
- Tong Geng, Luc Waeijen, Maurice Peemen, Henk Corporaal, Yifan He:
MacSim: A MAC-Enabled High-Performance Low-Power SIMD Architecture. 160-167 - Michail Alvanos, Pedro Trancoso:
Video SIMDBench: Benchmarking the Compiler Vectorization for Multimedia Applications. 168-175
EMBEREA-1 - Embedded and Real Time systems
- Fabian Inostroza, Javier Cardenas, Sebastián E. Godoy, Miguel E. Figueroa:
Embedded Multimodal Registration of Visible Images on Long-Wave Infrared Video in Real Time. 176-183 - Rodolfo Redlich, Luis Araneda, Antonio Saavedra, Miguel E. Figueroa:
An Embedded Hardware Architecture for Real-Time Super-Resolution in Infrared Cameras. 184-191 - Ahmed B. Ablak, Issam W. Damaj:
HTCC: Haskell to Handel-C Hardware Compiler. 192-199
DHCPS 1 - Design of Heterogeneous Cyber-Physical Systems
- Fayçal Ait Aoudia, Michele Magno, Matthieu Gautier, Olivier Berder, Luca Benini:
A Low Latency and Energy Efficient Communication Architecture for Heterogeneous Long-Short Range Communication. 200-206 - D. K. Arvind, Janek Mann, Andrew Bates, Konstantin Kotsev:
The AirSpeck Family of Static and Mobile Wireless Air Quality Monitors. 207-214 - Umar Waqas, Marc Geilen, Sander Stuijk, Joost van Pinxten, Twan Basten, Lou J. Somers, Henk Corporaal:
A Fast Estimator of Performance with Respect to the Design Parameters of Self Re-Entrant Flowshops. 215-221
DIGI - Digital Design
- Yahya H. Yassin, Per Gunnar Kjeldsberg, Andrew Perkis, Francky Catthoor:
Dynamic Hardware Management of the H264/AVC Encoder Control Structure Using a Framework for System Scenarios. 222-229 - Thien Truong Nguyen-Ly, Tushar Gupta, Manuel Pezzin, Valentin Savin, David Declercq, Sorin Cotofana:
Flexible, Cost-Efficient, High-Throughput Architecture for Layered LDPC Decoders with Fully-Parallel Processing Units. 230-237 - Kiamal Z. Pekmestzi, Constantinos Efstathiou:
Design of Efficient 1's Complement Modified Booth Multiplier. 238-243 - Oana Boncalo:
QC-LDPC Gear-Like Decoder Architecture with Multi-domain Quantization. 244-251
SDSG-2 - System Design for the Smart Grid
- Sergi Rotger-Griful, Ubbe Welling, Rune Hylsberg Jacobsen:
Multi-modal Building Energy Management System for Residential Demand Response. 252-259 - Emad Ebeid, Martin Valov, Rune Hylsberg Jacobsen:
Model-Driven Design Approach for Building Smart Grid Applications. 260-267 - Jung Min Kim, Rune Hylsberg Jacobsen, Robert Stephen Brewer:
CoFELS: Conceptual Framework for Electricity Load Shifting System Design. 268-275
EPDSD-2 - European Projects in Digital System Design
- Francisco J. Cazorla, Jaume Abella, Jan Andersson, Tullio Vardanega, Francis Vatrinet, Iain Bate, Ian Broster, Mikel Azkarate-askasua, Franck Wartel, Liliana Cucu, Fabrice Cros, Glenn Farrall, Adriana Gogonel, Andrea Gianarro, Benoit Triquet, Carles Hernández, Code Lo, Cristian Maxim, David Morales, Eduardo Quiñones, Enrico Mezzetti, Leonidas Kosmidis, Irune Agirre, Mikel Fernández, Mladen Slijepcevic, Philippa Conmy, Walid Talaboulma:
PROXIMA: Improving Measurement-Based Timing Analysis through Randomisation and Probabilistic Analysis. 276-285 - Ralph Görgen, Kim Grüttner, Fernando Herrera, Pablo Peñil, Julio L. Medina, Eugenio Villar, Gianluca Palermo, William Fornaciari, Carlo Brandolese, Davide Gadioli, Sara Bocchio, Luca Ceva, Paolo Azzoni, Massimo Poncino, Sara Vinco, Enrico Macii, Salvatore Cusenza, John M. Favaro, Raúl Valencia, Ingo Sander, Kathrin Rosvall, Davide Quaglia:
CONTREX: Design of Embedded Mixed-Criticality CONTRol Systems under Consideration of EXtra-Functional Properties. 286-293 - Alina Lenz, Mikel Azkarate-Askasua Blazquez, Javier Coronel, Alfons Crespo, Simon Davidmann, Juan Carlos Diaz Garcia, Nera González Romero, Kim Grüttner, Roman Obermaisser, Johnny Öberg, Jon Pérez, Ingo Sander, Ingemar Söderquist:
SAFEPOWER Project: Architecture for Safe and Power-Efficient Mixed-Criticality Systems. 294-300
DHCPS 2 - Design of Heterogeneous Cyber-Physical Systems
- Adnant Jushi, Alain Pegatoquet, Trong Nhan Le:
Wind Energy Harvesting for Autonomous Wireless Sensor Networks. 301-308 - Philip Parsch, Alejandro Masrur:
A Reliable MAC for Energy-Efficient WSNs in the Era of IoT. 309-317 - Stefano Centomo, Julien Deantoni, Robert de Simone:
Using SystemC Cyber Models in an FMI Co-Simulation Environment: Results and Proposed FMI Enhancements. 318-325
EPDSD-3 - European Projects in Digital System Design
- Alberto Scionti, Pietro Ruiu, Olivier Terzo, Joel Nider, Craig Petrie, Niccolo Baldoni:
OPERA: A Low Power Approach to the Next Generation Cloud Infrastructures. 326-333 - Dan Alexandrescu, Mustafa Altun, Lorena Anghel, Anna Bernasconi, Valentina Ciriani, Luca Frontini, Mehdi Baradaran Tahoori:
Synthesis and Performance Optimization of a Switching Nano-Crossbar Computer. 334-341 - Joël Wanza Weloli, Sébastien Bilavarn, Said Derradji, Cécile Belleudy, Sylvie Lesmanne:
Efficiency Modeling and Analysis of 64-bit ARM Clusters for HPC. 342-347 - Tullio Facchinetti, Guido Benetti, Alessandro Tramonte, Luca Carraro, Mauro Benedetti, Enrico Maria Randone, Marcello Simonetta, Giorgio Capelli, Guido Giuliani:
Luminous Tiles: A New Smart Device for Buildings and Architectures. 348-355
DTFT-2 - Dependability, Testing and Fault Tolerance in Digital Systems
- Alistair A. McEwan, Muhammed Ziya Komsul:
Pre-Emptive Garbage Collection for SSD RAID. 356-363 - Bogdan-Andrei Tabacaru, Moomen Chaari, Wolfgang Ecker, Thomas Kruse, Cristiano Novello:
Efficient Checkpointing-Based Safety-Verification Flow Using Compiled-Code Simulation. 364-371 - Andreas Steininger, Robert Najvirt, Jürgen Maier:
Does Cascading Schmitt-Trigger Stages Improve the Metastable Behavior? 372-379 - Marcela Zachariásová, Michaela Kekelyova-Beleova, Zdenek Kotásek:
Regression Test Suites Optimization for Application-specific Instruction-Set Processors and Their Use for Dependability Analysis. 380-387
MCSDIA - Mixed Criticality System Design, Implementation and Analysis
- Mitra Mahdiani, Alejandro Masrur:
Introducing Utilization Caps into Mixed-Criticality Scheduling. 388-395 - Asier Larrucea, Hamidreza Ahmadian, Roman Obermaisser, Jon Pérez, Carlos Fernando Nicolás:
A Realistic Approach to a Network-on-Chip Cross-Domain Pattern. 396-403 - Mladen Slijepcevic, Mikel Fernández, Carles Hernández, Jaume Abella, Eduardo Quiñones, Francisco J. Cazorla:
pTNoC: Probabilistically Time-Analyzable Tree-Based NoC for Mixed-Criticality Systems. 404-412
ETCS - Emerging Technologies and Circuit Synthesis
- Bryan Lee, Marek A. Perkowski:
Quantum Machine Learning Based on Minimizing Kronecker-Reed-Muller Forms and Grover Search Algorithm with Hybrid Oracles. 413-422 - Anna Bernasconi, Valentina Ciriani, Luca Frontini, Valentino Liberali, Gabriella Trucco, Tiziano Villa:
Logic Synthesis for Switching Lattices by Decomposition with P-Circuits. 423-430
AHSA-2 - Architectures and Hardware for Security Applications
- Anju P. Johnson, Sikhar Patranabis, Rajat Subhra Chakraborty, Debdeep Mukhopadhyay:
Remote Dynamic Clock Reconfiguration Based Attacks on Internet of Things Applications. 431-438 - Jürgen Schilling, Walther Pachler, Bernhard Roitner, Thomas Ruprechter, Holger Bock, Gerald Holweg, Norbert Druml:
Secured Miniaturized System-in-Package Contactless and Passive Authentication Devices Featuring NFC. 439-445 - Rodrigo C. Surita, Mario Lúcio Côrtes, Diego F. Aranha, Guido Araujo:
Cylindrical Reconvergence Physical Unclonable Function. 446-453
EMBEREA-2 - Embedded and Real Time systems
- Andre Oliver Richter, Christian Herber, Thomas Wild, Andreas Herkersdorf:
Resolving Performance Interference in SR-IOV Setups with PCIe Quality-of-Service Extensions. 454-462 - Tobias Rauter, Andrea Höller, Johannes Iber, Christian Kreiner:
Using Model-Based Testing for Manufacturing and Integration-Testing of Embedded Control Systems. 463-470 - Lukás Kohútka, Viera Stopjaková:
Improved Task Scheduler for Dual-Core Real-Time Systems. 471-478
DTFT-3 - Dependability, Testing and Fault Tolerance in Digital Systems
- Alireza Namazi, Meisam Abdollahi, Saeed Safari, Siamak Mohammadi:
A Majority-Based Reliability-Aware Task-Mapping in High-Performance Homogenous NoC Architectures. 479-486 - Jakub Podivinsky, Ondrej Cekan, Jakub Lojda, Zdenek Kotásek:
Verification of Robot Controller for Evaluating Impacts of Faults in Electro-Mechanical Systems. 487-494 - Jan Belohoubek, Petr Fiser, Jan Schmidt:
Error Correction Method Based on the Short-Duration Offline Test. 495-502
AHSA-3 - Architectures and Hardware for Security Applications
- Sayandeep Saha, Rajat Subhra Chakraborty, Debdeep Mukhopadhyay:
Testability Based Metric for Hardware Trojan Vulnerability Assessment. 503-510 - Simon Pontie, Alban Bourge, Adrien Prost-Boucle, Paolo Maistri, Olivier Muller, Régis Leveugle, Frédéric Rousseau:
HLS-Based Methodology for Fast Iterative Development Applied to Elliptic Curve Arithmetic. 511-518 - Simona Buchovecká, Róbert Lórencz, Filip Kodýtek, Jirí Bucek:
True Random Number Generator Based on ROPUF Circuit. 519-523
EPDSD-4 - European Projects in Digital System Design
- Werner Weber, Alfred Hoess, Jan van Deventer, Frank Oppenheimer, Rolf Ernst, Adam Kostrzewa, Philippe Dore, Thierry Goubier, Haris Isakovic, Norbert Druml, Egon Wuchner, Daniel Schneider, Erwin Schoitsch, Eric Armengaud, Thomas Soderqvist, Massimo Traversone, Sascha Uhrig, Juan-Carlos Perez-Cortes, Sergio Sáez, Juha Kuusela, Mark van Helvoort, Xing Cai, Bjørn Nordmoen, Geir Yngve Paulsen, Hans Petter Dahle, Michael Geissel, Jürgen Salecker, Peter Tummeltshammer:
The EMC2 Project on Embedded Microcontrollers: Technical Progress after Two Years. 524-531 - Paul Pop, Detlef Scholle, Hans Hansson, Gunnar Widforss, Malin Rosqvist:
The SafeCOP ECSEL Project: Safe Cooperating Cyber-Physical Systems Using Wireless Communication. 532-538 - Somnath Mazumdar, Eduard Ayguadé, Nicola Bettin, Javier Bueno, Sara Ermini, Antonio Filgueras, Daniel Jiménez-González, Carlos Álvarez-Martínez, Xavier Martorell, Francesco Montefoschi, David Oro, Dionisios N. Pnevmatikatos, Antonio Rizzo, Dimitris Theodoropoulos, Roberto Giorgi:
AXIOM: A Hardware-Software Platform for Cyber Physical Systems. 539-546
ASHWPA - Advanced Systems in Healthcare, Wellness and Personal Assistance
- Mehdi Modarressi, Ali Yasoubi, Maryam Modarressi:
Low-Power Online ECG Analysis Using Neural Networks. 547-552 - Elisabetta De Giovanni, Srinivasan Murali, Francisco J. Rincón, David Atienza:
Ultra-Low Power Estimation of Heart Rate Under Physical Activity Using a Wearable Photoplethysmographic System. 553-560 - Chaka Koné, Cécile Belleudy, Nhan Le Thanh:
Energy Modeling and Architecture Exploration for Emotion Detection Systems. 561-566 - Chiharu Ishii, Ryoichi Konishi:
A Control of Electric Wheelchair Using an EMG Based on Degree of Muscular Activity. 567-574
RECONFIG-2 - Reconfigurable Computing
- Mohammad Badawi, Zhonghai Lu, Ahmed Hemani:
Elastic Management and QoS Provisioning Scheme for Adaptable Multi-core Protocol Processing Architecture. 575-583 - Valentino Meacci, Luca Bassi, Stefano Ricci, Enrico Boni, Piero Tortoli:
High-Performance FPGA Architecture for Multi-line Beamforming in Ultrasound Applications. 584-590 - Vlastimil Kosar, Jan Korenek:
Dynamically Reconfigurable Architecture with Atomic Configuration Updates for Flexible Regular Expressions Matching in FPGA. 591-598 - Stef Louwers, Luc Waeijen, Mark Wijtvliet, Ruud Koolen, Henk Corporaal:
Multi-granular Arithmetic in a Coarse-Grain Reconfigurable Architecture. 599-606
ASAIT - Architectures and Systems for Automotive and Intelligent Transportation
- Rhea Valentina, Alexander Viehl, Oliver Bringmann, Wolfgang Rosenstiel:
Adaptive Control of the Heating System for Optimized Energy Consumption in Electric Vehicles. 607-612 - Dharshan Krishna Murthy, Alejandro Masrur:
Braking in Close Following Platoons: The Law of the Weakest. 613-620 - Giovanni Agosta, Alessandro Barenghi, Carlo Brandolese, William Fornaciari, Gerardo Pelosi, Stefano Delucchi, Massimo Massa, Maurizio Mongelli, Enrico Ferrari, Leonardo Napoletani, Luciano Bozzi, Carlo Tieri, Dajana Cassioli, Luigi Pomante:
V2I Cooperation for Traffic Management with SafeCop. 621-627 - Marco Steger, Carlo Alberto Boano, Michael Karner, Joachim Hillebrand, Werner Rom, Kay Römer:
SecUp: Secure and Efficient Wireless Software Updates for Vehicles. 628-636
DSD Poster Session 1
- Tooba Arifeen, Abdus Sami Hassan, Hossein Moradian, Jeong-A Lee:
Probing Approximate TMR in Error Resilient Applications for Better Design Tradeoffs. 637-640 - Umer Farooq, Roselyne Chotin-Avot, Muhammad Moazam Azeem, Zouha Cherif, Maminionja Ravoson, Saqib Khan, Habib Mehrez:
Using Timing-Driven Inter-FPGA Routing for Multi-FPGA Prototyping Exploration. 641-645 - Carlos Andres Lara-Nino, Miguel Morales-Sandoval, Arturo Diaz-Perez:
Novel FPGA-Based Low-Cost Hardware Architecture for the PRESENT Block Cipher. 646-650 - Enric Morancho:
Unum: Adaptive Floating-Point Arithmetic. 651-656 - Stanislaw Deniziak, Mariusz Wisniewski, Karol Wieczorek:
Synthesis of Multivalued Logical Networks for FPGA Implementations. 657-660 - Ondrej Novák, Jiri Jenícek, Martin Rozkovec:
Test Decompressor Effectivity Improvement. 661-664 - Roman Willi, Andreas Curiger, Paul Zbinden:
On Power-Analysis Resistant Hardware Implementations of ECC-Based Cryptosystems. 665-669
DSD Poster Session 2
- Martin Rozkovec, Jirí Bucek:
Polynomial Based NUC Implemented on FPGA. 670-673 - Christian Amstutz, Oliver Sander:
A Library to Model and Configure Large Regular Structures in SystemC. 674-677 - Paris Kitsos, Kyriakos Stefanidis, Artemios G. Voyiatzis:
TERO-Based Detection of Hardware Trojans on FPGA Implementation of the AES Algorithm. 678-681 - Ismat Chaib Draa, Maroua Nouiri, Smaïl Niar, Abdelghani Bekrar:
Device Context Classification for Mobile Power Consumption Reduction. 682-685 - Diaa Jadaan, Kyrre Gonsholt, Amund Skavhaug:
Low-Cost Platform-Independent FPGA Based Real-Time Systems Tester. 686-689 - Jaroslav Borecký, Martin Kohlík, Pavel Vit, Hana Kubátová:
Enhanced Duplication Method with TMR-Like Masking Abilities. 690-693 - Varadan Savulimedu Veeravalli, Andreas Steininger:
Design and Physical Implementation of a Target ASIC for SET Experiments. 694-697 - Filip Kodýtek, Róbert Lórencz, Jirí Bucek, Simona Buchovecká:
Temperature Dependence of ROPUF on FPGA. 698-702
DSD Poster Session 3
- Hassan Ebrahimi, Hans G. Kerkhoff:
Testing for Intermittent Resistive Faults in CMOS Integrated Systems. 703-707 - Frank Hilken, Martin Gogolla:
Verifying Linear Temporal Logic Properties in UML/OCL Class Diagrams Using Filmstripping. 708-713 - Stefan Scharoba, Heinrich Theodor Vierhaus:
An Interactive Design Space Exploration Tool for Dependable Integrated Circuits. 714-717 - François Patou, Maria Dimaki, Winnie E. Svendsen, Jan Madsen:
Model-Based Evaluation of System Scalability: Bandwidth Analysis for Smartphone-Based Biosensing Applications. 718-722 - William Diehl, Kris Gaj:
Implementation of a Boolean Masking Scheme for the SCREAM Cipher. 723-726
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-03-24 00:14 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
