


default search action
"Selective State Retention Power Gating Based on Gate-Level Analysis."
Shlomo Greenberg et al. (2014)
- Shlomo Greenberg, Joseph Rabinowicz, Ron Tsechanski, Eugene Paperno:
Selective State Retention Power Gating Based on Gate-Level Analysis. IEEE Trans. Circuits Syst. I Regul. Pap. 61-I(4): 1095-1104 (2014)

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.