Definition
The Intel XScale micro-architecture is an implementation of the ARM V5TE architecture.
The XScale core supports both dynamic frequency and voltage scaling with a maximum frequency today in handheld devices of 624MHz (and increasing going forward). The design is a scalar, in-order single issue architecture with concurrent execution in three pipes that support out-of-order return. To support the frequency targets, a 7-stage integer pipeline is employed with dynamic branch prediction supplied to mitigate the cost of a deeper pipeline (see Fig. 1).
Pipelines applied in Intel XScale processor.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
D. Seal, “Advanced RISC Machines Architecture Reference Manual,” Prentice Hall, Englewood, Cliffs, NJ, 1996.
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer-Verlag
About this entry
Cite this entry
(2008). Intel® XScale® Micro-Architecture. In: Furht, B. (eds) Encyclopedia of Multimedia. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-78414-4_93
Download citation
DOI: https://doi.org/10.1007/978-0-387-78414-4_93
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-74724-8
Online ISBN: 978-0-387-78414-4
eBook Packages: Computer ScienceReference Module Computer Science and Engineering