Abstract
Synchronous data-flow graphs (SDF) are widely used in the design of concurrent real-time digital signal processing applications on multiprocessor system-on-chip. The increasing complexity of these hardware platforms advocates the use of real-time operating systems and fixed-priority scheduling to manage applications and resources. This trend calls for new methods to synthesize and implement actors in SDF graphs as real-time tasks with computed scheduling parameters (periods, priorities, processor mapping, etc.). This article presents a framework supporting scheduling synthesis, scheduling simulation, and code generation of these graphs. The scheduling synthesis maps each actor to a periodic real-time task and computes the appropriate buffer sizes and scheduling parameters. The results are verified by a scheduling simulator and instantiated by a code generator targeting the RTEMS (Real-Time Executive for Multiprocessor Systems) operating system. Experiments are conducted to evaluate the framework’s performance and scalability as well as the overhead induced by the code generator.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
RTEMS real time operating system (RTOS). https://www.rtems.org/
Altmeyer, S., Maiza Burguière, C.: Cache-related preemption delay via useful cache blocks: survey and redefinition. J. Syst. Architect. 57(7), 707–719 (2011)
Aubry, P., et al.: Extended cyclostatic dataflow program compilation and execution for an integrated manycore processor. Procedia Comput. Sci. 18, 1624–1633 (2013)
Ballabriga, C., Cassé, H., Rochange, C., Sainrat, P.: OTAWA: an open toolbox for adaptive WCET analysis. In: Min, S.L., Pettit, R., Puschner, P., Ungerer, T. (eds.) SEUS 2010. LNCS, vol. 6399, pp. 35–46. Springer, Heidelberg (2010). https://doi.org/10.1007/978-3-642-16256-5_6
Bamakhrama, M., Stefanov, T.: Hard-real-time scheduling of data-dependent tasks in embedded streaming applications. In: International Conference on Embedded Software (EMSOFT) (2011)
Bhattacharyya, S.S., Lee, E.A., Murthy, P.K.: Software Synthesis from Dataflow Graphs. Kluwer Academic Publishers, Norwell (1996)
Bodin, B., Nardi, L., Kelly, P.H.J., O’Boyle, M.F.P.: Diplomat: mapping of multi-kernel applications using a static dataflow abstraction. In: 2016 IEEE 24th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS), pp. 241–250, September 2016
Bouakaz, A.: Real-time scheduling of dataflow graphs. (Ordonnancement temps-réel des graphes flots de données). Ph.D. thesis, University of Rennes 1, France (2013). https://tel.archives-ouvertes.fr/tel-00945453
Castrillon, J., Leupers, R., Ascheid, G.: MAPS: mapping concurrent dataflow applications to heterogeneous MPSoCs. IEEE Trans. Industr. Inf. 9(1), 527–545 (2013)
Chandarli, Y., Fauberteau, F., Masson, D., Midonnet, S., Qamhieh, M., et al.: YARTISS: a tool to visualize, test, compare and evaluate real-time scheduling algorithms. In: Proceedings of the 3rd International Workshop on Analysis Tools and Methodologies for Embedded and Real-Time Systems, pp. 21–26 (2012)
Chéramy, M., Déplanche, A.M., Hladik, P.E., et al.: Simulation of real-time multiprocessor scheduling with overheads. In: International Conference on Simulation and Modeling Methodologies, Technologies and Applications (SIMULTECH) (2013)
Gamatié, A., et al.: A model-driven design framework for massively parallel embedded systems. ACM Trans. Embed. Comput. Syst. 10(4), 1–36 (2011)
Guo, L., Zhu, Q., Nuzzo, P., Passerone, R., Sangiovanni-Vincentelli, A., Lee, E.A.: Metronomy: a function-architecture co-simulation framework for timing verification of cyber-physical systems. In: 2014 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 1–10, October 2014
Ha, S., Kim, S., Lee, C., Yi, Y., Kwon, S., Joo, Y.P.: PeaCE: a hardware-software codesign environment for multimedia embedded systems. ACM Trans. Des. Autom. Electron. Syst. 12(3), 24:1-24:25 (2008)
Honorat, A., Tran, H.N., Besnard, L., Gautier, T., Talpin, J.P., Bouakaz, A.: ADFG: a scheduling synthesis tool for dataflow graphs in real-time systems. In: 25th International Conference on Real-Time Networks and Systems (2017)
Lin, S., Liu, Y., Lee, K., Li, L., Plishker, W., Bhattacharyya, S.S.: The DSPCAD framework for modeling and synthesis of signal processing systems. In: Handbook of Hardware/Software Codesign, pp. 1185–1219 (2017)
Lin, S., Wu, J., Bhattacharyya, S.S.: Memory-constrained vectorization and scheduling of dataflow graphs for hybrid CPU-GPU platforms. ACM Trans. Embedded Comput. Syst. 17(2), 50:1-50:25 (2018)
Nicodemos, F.G., Saotome, O., Lima, G., Sato, S.S.: A minimally intrusive method for analysing the timing of RTEMS core characteristics. Int. J. Embedded Syst. 8(5–6), 391–411 (2016)
Parhi, K.K., Messerschmitt, D.G.: Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding. IEEE Trans. Comput. 40(2), 178–195 (1991). https://doi.org/10.1109/12.73588
Pelcat, M., Desnos, K., Heulot, J., Guy, C., Nezan, J.F., Aridhi, S.: Preesm: a dataflow-based rapid prototyping framework for simplifying multicore DSP programming. In: 2014 6th European Embedded Design in Education and Research Conference (EDERC), pp. 36–40, September 2014
Rouxel, B., Puaut, I.: STR2RTS: Refactored StreamIT benchmarks into statically analysable parallel benchmarks for WCET estimation & real-time scheduling. In: OASIcs-OpenAccess Series in Informatics, vol. 57. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2017)
Singhoff, F., Legrand, J., Nana, L., Marcé, L.: Cheddar: a flexible real time scheduling framework. ACM SIGAda Ada Lett. 24, 1–8 (2004)
Stuijk, S., Geilen, M., Basten, T.: SDF\(\hat{\;}\)3: SDF for free. In: Sixth International Conference on Application of Concurrency to System Design (ACSD 2006), pp. 276–278. IEEE (2006)
Thies, W., Karczmarek, M., Amarasinghe, S.: StreamIt: A language for streaming applications. In: International Conference on Compiler Construction. pp. 179–196. Springer (2002)
Tran, H.N., Honorat, A., Talpin, J.P., Gautier, T., Besnard, L.: Efficient contention-aware scheduling of SDF graphs on shared multi-bank memory. In: 2019 24th International Conference on Engineering of Complex Computer Systems (ICECCS), pp. 114–123. IEEE (2019)
Urunuela, R., Déplanche, A.M., Trinquet, Y.: STORM: a simulation tool for real-time multiprocessor scheduling evaluation. In: 2010 IEEE Conference on Emerging Technologies and Factory Automation (ETFA), pp. 1–8. IEEE (2010)
Wang, C.Y., Parhi, K.K.: High-level DSP synthesis using concurrent transformations, scheduling, and allocation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 14(3), 274–295 (1995). https://doi.org/10.1109/43.365120
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 Springer Nature Switzerland AG
About this paper
Cite this paper
Tran, H.N., Honorat, A., Bhattacharyya, S.S., Talpin, JP., Gautier, T., Besnard, L. (2022). A Framework for Fixed Priority Periodic Scheduling Synthesis from Synchronous Data-Flow Graphs. In: Orailoglu, A., Jung, M., Reichenbach, M. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2021. Lecture Notes in Computer Science, vol 13227. Springer, Cham. https://doi.org/10.1007/978-3-031-04580-6_17
Download citation
DOI: https://doi.org/10.1007/978-3-031-04580-6_17
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-04579-0
Online ISBN: 978-3-031-04580-6
eBook Packages: Computer ScienceComputer Science (R0)