Abstract
In this paper, we propose a holistic approach for the analysis of parallel applications on a high performance–low energy computer (called the HAEC platform). The HAEC platform is currently under design and refers to an architecture in which multiple 3-D stacked massively parallel processor chips are optically interconnected on a single board and multiple parallel boards are interconnected using short-range high-speed wireless links. Although not exclusively targeting high performance computing (HPC), the HAEC platform aims to deliver high performance at low energy costs, which are essential features for future HPC platforms. At the core of the proposed approach is a trace-driven simulator called haec_sim which we developed to simulate the behavior of parallel applications running on this hardware. We investigate several mapping layouts to assign the parallel applications to the HAEC platform. We concentrate on analyzing the communication performance of the HAEC platform running parallel applications. The simulator can employ two communication models: dimension order routing (DOR) and practical network coding (PNC). As a first example of the usefulness of the proposed holistic analysis approach, we present simulation results using these communication models on a communication-intensive parallel benchmark. These results highlight the potential of the mapping strategies and communication models for analyzing the performance of various types of parallel applications on the HAEC platform. This work constitutes the first step towards more complex simulations and analyses of performance and energy scenarios than those presented herein.
Chapter PDF
Similar content being viewed by others
References
Ahlswede, R., Cai, N., Li, S.-Y.R., Yeung, R.W.: Network information flow. IEEE Trans. on Inf. Theory 46(4), 1204–1216 (2000)
Argollo, E., Falcón, A., Faraboschi, P., Monchiero, M., Ortega, D.: COTSon: Infrastructure for full system simulation. SIGOPS Op. Sys. Review 43(1) (2009)
Bailey, D., Barszcz, E., Barton, J., Browning, D., Carter, R., Dagum, L., Fatoohi, R., Fineberg, S., Frederickson, P., Lasinski, T., Schreiber, R., Simon, H., Venkatakrishnan, V., Weeratunga, S.: The NAS parallel benchmarks. RNR Technical Report RNR-94-007, NASA (March 1994)
Bhatele, A.: Automatic Topology Aware Mapping for Supercomputers. PhD thesis, University of Illinois at Urbana-Champaign (2010)
Chou, P.A., Wu, Y., Jain, K.: Practical network coding. In: Proc. Annual Allerton Conf. on Comm., Control, and Computing (2003)
Dally, W.J., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann (2004)
Doany, F.E., Lee, B., Rylyakov, A., Kuchta, D.M., Baks, C., Jahnes, C., Libsch, F., Schow, C.: Terabit/sec VCSEL-based parallel optical module based on Holey CMOS transceiver IC. In: Optical Fiber Communication Conf. and Expo. and the National Fiber Optic Engineers Conf. (2012)
Eschweiler, D., Wagner, M., Geimer, M., Knüpfer, A., Nagel, W.E., Wolf, F.: Open Trace Format 2: The next generation of scalable trace formats and support libraries. In: Applications, Tools and Techniques on the Road to Exascale Computing. Advances in Par. Co, vol. 22, pp. 481–490 (2012)
Fettweis, G., Nagel, W.E., Lehner, W.: Pathways to servers of the future. In: Design, Automation, Test in Europe, pp. 1161–1166 (2012)
Israel, J., Martinovic, J., Fischer, A., Jenning, M., Landau, L.: Optimal antenna positioning for wireless board-to-board communication using a butler matrix beamforming network. In: 17th Int’l ITG Workshop on Smart Antennas, pp. 1–7. VDE (2013)
Kielmann, T., Gorlatch, S.: Bandwidth-latency models (BSP, LogP). In: Padua, D. (ed.) Encycl. of Par. Co., pp. 107–112. Springer, US (2011)
Knüpfer, A., Brunst, H., Doleschal, J., Jurenz, M., Lieber, M., Mickler, H., Müller, M.S., Nagel, W.E.: The Vampir performance analysis tool-set. In: Resch, M.M., Keller, R., Himmler, V., Krammer, B., Schulz, A. (eds.) Tools for High Perf. Comp, pp. 139–155. Springer (2008)
Knüpfer, A., Rössel, C., Mey, D., Biersdorff, S., Diethelm, K., Eschweiler, D., Geimer, M., Gerndt, M., Lorenz, D., Malony, A., Nagel, W.E., Oleynik, Y., Philippen, P., Saviankou, P., Schmidl, D., Shende, S., Tschüter, R., Wagner, M., Wesarg, B., Wolf, F.: Score-P: A joint performance measurement run-time infrastructure for Periscope, Scalasca, TAU, and Vampir. In: Brunst, H., Müller, M.S., Nagel, W.E., Resch, M.M. (eds.) Tools for High Perf. Comp, pp. 79–91. Springer, Heidelberg (2012)
Labarta, J., Girona, S., Cortes, T.: Analyzing scheduling policies using Dimemas. Par. Co. 23(1-2), 23–34 (1997)
Marowka, A.: Back to thin-core massively parallel processors. Computer 44(12), 49–54 (2011)
Nieweglowski, K., Rieske, R., Henker, R., Schöniger, D., Ellinger, F., Wolter, K.-J.: Optical interconnects for adaptive high performance computing. In: IEEE Workshop Photonics and Microsys. (July 2013)
Sahu, P.K., Chattopadhyay, S.: A survey on application mapping strategies for network-on-chip design. J. Syst. Archit. 59(1), 60–76 (2013)
Sherman, S.W., Browne, J.C.: Trace driven modeling: Review and overview. In: 1st Symp. on Simul. of Computer Sys., pp. 200–207. IEEE Press (1973)
Totoni, E., Bhatele, A., Bohm, E.J., Jain, N., Mendes, C.L., Mokos, R.M., Zheng, G.,, L.: V Kale. Simulation-based performance analysis and tuning for a two-level directly connected system. In: 17th IEEE Intl. Conf. on Par. and Dist. Sys., pp. 340–347 (2011)
Vantrease, D., Schreiber, R., Monchiero, M., McLaren, M., Jouppi, N.P., Fiorentino, M., Davis, A., Binkert, N., Beausoleil, R.G., Ahn, J.H.: Corona: System implications of emerging nanophotonic technology. In: IEEE Intl. Conf. on Progr. Comprehension, pp. 153–164 (June 2008)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this paper
Cite this paper
Ciorba, F.M. et al. (2014). Analysis of Parallel Applications on a High Performance–Low Energy Computer. In: Lopes, L., et al. Euro-Par 2014: Parallel Processing Workshops. Euro-Par 2014. Lecture Notes in Computer Science, vol 8806. Springer, Cham. https://doi.org/10.1007/978-3-319-14313-2_40
Download citation
DOI: https://doi.org/10.1007/978-3-319-14313-2_40
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-14312-5
Online ISBN: 978-3-319-14313-2
eBook Packages: Computer ScienceComputer Science (R0)