Abstract
This paper presents some interesting concepts of static dataflow machines that can be used by reconfigurable computing architectures. We introduce some data-driven reconfigurable arrays and summarize techniques to map imperative software programs to those architectures, some of them being focus of current research work. In particular, we briefly present a novel technique for pipelining loops. Experiments with the technique confirm important improvements over the use of conventional loop pipelining. Hence, the technique proves to be an efficient approach to map loops to coarse-grained reconfigurable architectures employing a static dataflow computational model.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Veen, H.: Dataflow machine architecture. ACM Computing Surveys 18(4), 365–396 (1986)
Dennis, J.B., Misunas, D.P.: A computer architecture for highly parallel signal processing. In: Proc. ACM National Conference, pp. 402–409. ACM, New York (1974)
Budiu, M.: Spatial Computation, Ph.D. Thesis, CMU CS Technical Report CMU-CS-03- 217 (December 2003)
Kung, S.Y., et al.: Wavefront Array Processors - Concept to Implementation. IEEE Computer 20(7), 18–33 (1987)
Koren, I., et al.: A Data-Driven VLSI Array for Arbitrary Algorithms. IEEE Computer, 30–43 (October 1988)
Hartenstein, R., Kress, R., Reinig, H.: A Dynamically Reconfigurable Wavefront Array Architecture. In: Int’l Conference on Application Specific Array Processors (ASAP 1994), Auguest 22-24, pp. 404–414 (1994)
Najjar, W.A., Lee, E.A., Gao, G.R.: ’Advances in the dataflow computational model. Parallel Computing 25, 1907–1929 (1999)
Teifel, J., Manohar, R.: Highly Pipelined Asynchronous FPGAs. In: ACM Int’l Symposium on Field-Programmable Gate Arrays (FPGA 2004), Monterey, CA, USA (February 2004)
Swanson, S., et al.: WaveScalar. In: 36th Annual Int’l Symposium on Microarchitecture (MICRO-36) (December 2003)
Hartenstein, R.: A Decade of Reconfigurable Computing: a Visionary Retrospective. In: Int’l Conf. on Design, Automation and Test in Europe (DATE 2001) , Munich, Germany, March 12-15, pp. 642-649 (2001)
PACT XPP Technologies, Inc.:The XPP White Paper, Release 2.1.1 (March 2002), http://www.pactxpp.com
Vasell, J., Vasell, J.: The Function Processor: A Data-Driven Processor Array for Irregular Computations. Future Generation in Computer Systems 8(4), 321–335 (1992)
Cardoso, J.M.P.: Loop Dissevering: A Technique for Temporally Partitioning Loops in Dynamically Reconfigurable Computing Platforms. In: 10th Reconfigurable Architectures Workshop (RAW 2003), Nice, France, April 2003, IEEE Computer Society Press, Los Alamitos (2003)
Cardoso, J.M.P., Weinhardt, M.: From C Programs to the Configure-Execute Model. In: Proc. of the Design, Automation and Test in Europe Conference (DATE 2003), Munich, Germany, March 3-7, pp. 576–581. IEEE Computer Society Press, Los Alamitos (2003)
Cardoso, J.M.P., Neto, H.C.: Compilation for FPGA-Based Reconfigurable Hardware. IEEE Design & Test of Computers Magazine 20(2), 65–75 (2003)
Ling, X., et al.: WASMII: An MPLD with Data-Driven Control on a Virtual Hardware. Journal of Supercomputing 9(3), 253–276 (1995)
Cardoso, J.M.P., Weinhardt, M.: XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 864–874. Springer, Heidelberg (2002)
Ottenstein, K.J., Ballance, R.A., Maccabe, A.B.: The program dependence web: a representation supporting control-, data-, and demand-driven interpretation of imperative languages. In: ACM Conference on Programming Language Design and Implementation (PLDI 1990), pp. 257–271 (1990)
Cytron, R., et al.: Efficiently Computing static single assignment form and the control dependence graph. ACM Transactions on Programming Languages and Systems 13(4), 451–490 (1991)
Ferrante, J., Ottenstein, K.J., Warren, J.D.: The program dependence graph and its use in optimization. ACM Transactions on Programming Languages and Systems 9(3), 319–349 (1987)
Carr, S., Callahan, D., Kennedy, K.: Improving register allocation for subscripted variables. In: Proc. of ACM Conference on Programming Language Design and Implementation (PLDI 1990), June 1990, ACM Press, New York (1990)
Gao, G.R.: A Code Mapping Scheme for dataflow Software Pipelining. Kluwer Academic Publishers, Dordrecht (1991)
Texas Instruments, Inc.:TMS320C6000TM Highest Performance DSP Platform (1995- 2003), http://www.ti.com/sc/docs/products/dsp/c6000/benchmarks/62x.htm#search
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Cardoso, J.M.P. (2004). Self-loop Pipelining and Reconfigurable Dataflow Arrays. In: Pimentel, A.D., Vassiliadis, S. (eds) Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2004. Lecture Notes in Computer Science, vol 3133. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27776-7_25
Download citation
DOI: https://doi.org/10.1007/978-3-540-27776-7_25
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22377-1
Online ISBN: 978-3-540-27776-7
eBook Packages: Springer Book Archive