Abstract
This paper studies the effect that HOL (Head-of-Line) blocking in the packet injection queue has on the performance of bidirectional k-ary n-cubes, for values of k over a certain threshold (around 20). The HOL blocking causes an unbalanced use of the channels corresponding to the two directions of bidirectional links, which is responsible for a drop in the network throughput and a rise in the network delay. Simulation results show that this anomaly only appears in those rings where most injections are performed (normally, those in the X axis), and that the elimination of the HOL blocking in the injection queue enables the network to sustain peak throughput after saturation.
This paper has been done with the support of the Ministerio de Ciencia y Tecnología, Spain, under grants TIC2001-0591-C02-01 and TIC2001-0591-C02-02, and also by the Diputación Foral de Gipuzkoa under grant OF-758/2003.
Chapter PDF
Similar content being viewed by others
References
Adiga, N.R., Almasi, G.S., Aridor, Y., Bae, M., Barik, R., et al.: An Overview of the BlueGene/L Supercomputer. In: Proc. of SuperComputing 2002, Baltimore, Novemebr 16-22 (2002)
Dally, W.J., Seitz, C.L.: Deadlock-free message routing in multiprocessor interconnection networks. IEEE Transactions on Computers 36(5), 547–553 (1987)
Duato, J.: A Necessary and Sufficient Condition for Deadlock-Free Routing in Cut-Through and Store-and-Forward Networks. IEEE Trans. on Parallel and Distributed Systems 7(8), 841–854 (1996)
Duato, J., Yalamanchili, S., Ni, L.: Interconnection networks. An engineering approach. IEEE Computer Society, Los Alamitos (2003)
Frazier, G.L., Tamir, Y.: Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches. IEEE Trans. on Computers 41(6), 725–737 (1992)
Pai, V.S., Ranganathan, P., Adve, S.V.: RSIM: An Execution-Driven Simulator for ILP Based Shared-Memory Multiprocessors and Uniprocessors. IEEE TCCA New. (October 1997)
Puente, V., Izu, C., Beivide, R., Gregorio, J.A., Vallejo, F., Prellezo, J.M.: The Adaptive Bubble Router. J. of Parallel and Distributed Computing 61(9) (September 2001)
Puente, V., Gregorio, J.A., Beivide, R.: SICOSYS: An Integrated Framework for studying Interconnection Network in Multiprocessor Systems. In: Euromicro Workshop on Parallel and Distributed Processing (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Miguel-Alonso, J., Gregorio, J.A., Puente, V., Vallejo, F., Beivide, R. (2004). Load Unbalance in k-ary n-Cube Networks. In: Danelutto, M., Vanneschi, M., Laforenza, D. (eds) Euro-Par 2004 Parallel Processing. Euro-Par 2004. Lecture Notes in Computer Science, vol 3149. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27866-5_119
Download citation
DOI: https://doi.org/10.1007/978-3-540-27866-5_119
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22924-7
Online ISBN: 978-3-540-27866-5
eBook Packages: Springer Book Archive