Skip to main content
Springer Nature Link
Log in

Towards designing quantum reversible ternary multipliers

  • Published:
Quantum Information Processing Aims and scope Submit manuscript

Abstract

In recent years, extensive research has addressed multi-valued logic (MVL), especially ternary logic. Designing computational units based on multi-valued logic can reduce the number of operations as well as the chip occupied area. Furthermore, energy loss is one of the most important challenges in designing traditional electronic circuits. One of the most important approaches to overcome this problem is the design of circuits in reversible manner. A circuit is called reversible if and only if there is a one-to-one mapping between the input and output vectors. The combination of multi-valued logic and the concept of reversibility can create a unique design style with features such as high flexibility, low occupancy, and high speed. This paper proposed a new approach to design ternary reversible multipliers that can efficiently result in multiplying two ternary numbers. The multiplier’s circuits consist mainly of two parts, the calculation of the partial products and the sum of these partial products. After an in-depth study of the previously developed reversible ternary multipliers, we found that the most important challenge they faced was the large number of partial products produced because the multiplication of two one-digit ternary numbers produces a two-digit ternary number. In general, multiplying two one-digit ternary numbers can result in nine two-digit ternary numbers so that in eight of them, the most significant digit is zero, and in only one case, is nonzero. In this paper, we used this potential feature and proposed a method that ignores the most significant digit in the partial products. This technique can reduce the number of digits for summation by almost half. Then, a corrector circuit was designed that can detect and correct the results generated from ignoring the most significant digit in the partial products. Besides, for the partial product summation, this study proposed a new reversible ternary full-adder that is capable of performing the summation more efficiently. To evaluate the proposed approach, two reversible ternary multipliers were designed and implemented. The results of comparisons show that the proposed 2-digit and 3-digit reversible ternary multipliers are better than other designs so that they give about 3% and 11% improvements in terms of quantum cost, respectively, compared to the previous best related ones.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21

Similar content being viewed by others

Explore related subjects

Discover the latest articles, news and stories from top researchers in related subjects.

References

  1. Miller, D.M., Thornton, M.A.: Multiple valued logic: Concepts and representations. Synth. lect. digital circuits syst. 2(1), 1–127 (2007)

    Article  Google Scholar 

  2. Hurst, S.L.: Multiple-valued logic? Its status and its future. IEEE Comput. Archit. Lett. 33(12), 1160–1179 (1984)

    Google Scholar 

  3. Bennett, C.H.: Logical reversibility of computation. IBM J. Res. Dev. 17(6), 525–532 (1973)

    Article  MathSciNet  MATH  Google Scholar 

  4. Ariafar, Z., Mosleh, M.: Effective designs of reversible vedic multiplier. Int. J. Theor. Phys. 58(8), 2556–2574 (2019)

    Article  MathSciNet  MATH  Google Scholar 

  5. Chaharlang, J., Mosleh, M., Heikalabad, S.R.: A novel quantum audio steganography–steganalysis approach using LSFQ-based embedding and QKNN-based classifier. Circ. Syst. Signal Process. 39, 1–33 (2020)

    Article  Google Scholar 

  6. Asadi, M.-A., Mosleh, M., Haghparast, M.: A novel reversible ternary coded decimal adder/subtractor. J. Ambient Intell. Human. Comput. 11, 1–19 (2020)

    Google Scholar 

  7. Deibuk, V.G., Biloshytskyi, A.: Design of a ternary reversible/ quantum adder using genetic algorithm. Int. J. Inf Technol. Comput. Sci. 7, 38–45 (2015)

    Google Scholar 

  8. Lisa, N.J. and H.M.H. Babu. Design of a compact ternary parallel adder/subtractor circuit in quantum computing. In: 2015 IEEE International Symposium on Multiple-Valued Logic. (2015)

  9. Khan, M.H.A., Perkowski, M.A.: Quantum ternary parallel adder/subtractor with partially-look-ahead carry. J. Syst. Architect. 53(7), 453–464 (2007)

    Article  Google Scholar 

  10. Ghosh, K., Haque M.M. and S. Chakraborty. Design of reversible ternary adder/subtractor and encoder/priority encoder circuits. In: 2016 International Conference on Communication and Signal Processing (ICCSP). (2016). IEEE

  11. Azad Khan, M., Design of full adder with reversible gate, In International Conference on Computer and Information Technology, Dhaka, Bangladesh. 2002. pp. 515–519

  12. Raj, R., et al. DPL-Based Novel 1-Trit Ternary Half-Subtractor. In: Proceedings of the 2nd International Conference on Communication, Devices and Computing. (2020). Springer

  13. Panahi, M.M., Hashemipour, O., Navi, K.J.I.: A novel design of a ternary coded decimal adder/subtractor using reversible ternary gates. Integration 62, 353–361 (2018)

    Article  Google Scholar 

  14. Khan, M.H.A. and M. Perkowski. Quantum realization of ternary encoder and decoder. In: Proc. 7th Int. Symp. Representations and Methodology of Future Computing Technologies (RM2005), Tokyo, Japan.

  15. Khan, M.H.A.: Design of reversible quantum ternary multiplexer and demultiplexer. Eng. Lett. 13, 5 (2006)

    Google Scholar 

  16. Gadgil, S., Vudadha, C.: Design of CNTFET-based ternary ALU using 2: 1 multiplexer based approach. IEEE Trans. Nanotechnol. 19, 661–671 (2020)

    Article  ADS  Google Scholar 

  17. Khan, M.H.A.: Synthesis of quaternary reversible/quantum comparators. J. Syst. Architect. 54(10), 977–982 (2008)

    Article  Google Scholar 

  18. Deibuk, V., Biloshytskyi, A.: Genetic synthesis of new reversible/quantum ternary comparator. Adv. Electr. Comput. Eng. 15(3), 147–152 (2015)

    Article  Google Scholar 

  19. Hu, Z., Deibuk, V.: Design of ternary reversible/ quantum sequential elements. J. Thermoelectr 1, 5–17 (2018)

    Google Scholar 

  20. Thapliyal, H., Ranganathan, N.: Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs. ACM J. Emerg. Technol. Comput. Syst. (JETC). 6, 1–31 (2010)

    Article  Google Scholar 

  21. Khan, M.H.A. Design of ternary reversible sequential circuits. In: 8th International Conference on Electrical and Computer Engineering. (2014). IEEE.

  22. Panahi, M.M., Hashemipour, O., Navi, K.: A novel design of a multiplier using reversible ternary gates. IETE J. Res. 65, 1–10 (2019)

    Article  Google Scholar 

  23. Monfared, A.T., Haghparast, M.: Quantum ternary multiplication gate (QTMG): toward quantum ternary multiplier and a new realization for ternary toffoli gate. J. Circuits Syst. Comput. 29, 2050071 (2019)

    Article  Google Scholar 

  24. Perez, J.C., Shaheen, S.E.J.M.B.: Neuromorphic-based Boolean and reversible logic circuits from organic electrochemical transistors. ARS Bulletin 45(8), 649–654 (2020)

    Google Scholar 

  25. Peres, A.: Reversible logic and quantum computers. Phys. Rev. A. 32, 3266 (1985)

    Article  ADS  MathSciNet  Google Scholar 

  26. Abiri, E., Darabi, A.J.M.: Reversible logic-based magnitude comparator (RMC) circuit using modified-GDI technique for motion detection applications in image processing. Microprocess. Microsyst. 72, 102928 (2020)

    Article  Google Scholar 

  27. Babu, H.M.H., Mia, M.S.: Design of a compact reversible fault tolerant division circuit. Microelectron. J. 51, 15–29 (2016)

    Article  Google Scholar 

  28. Panahi, M.: A novel design of a ternary coded decimal adder / subtractor using reversible ternary gates. Integration 62, 9 (2018)

    Article  Google Scholar 

  29. SharmilaDevi, S., Bhanumathi, V.J.M.: Design Of Reversible Logic Based Full Adder In Current-Mode Logic Circuits. Microprocess. Microsyst. 76, 103100 (2020)

    Article  Google Scholar 

  30. Hu, Z., V.J.J.o.T. Deibuk, : Design of ternary reversible/quantum sequential elements. J. Thermoelectr. 1, 5–17 (2018)

    Google Scholar 

  31. Islam, M.S., et al., Synthesis of fault tolerant reversible logic circuits. In: IEEE Circuits and Systems International Conference on Testing and Diagnosis. (2009), IEEE. p. 1–4

  32. Klimov, A.B., et al.: Qutrit quantum computer with trapped ions. Phys. Rev. A 67(6), 062313 (2003)

    Article  ADS  Google Scholar 

  33. M.H.A.Khan, Design of reversible quantum ternary multiplexer and demultiplexer. Eng. Lett. (2006) ,13:2,EL_13_2_3

  34. Muthukrishnan, A., Stroud, C.R.: Multi-valued logic gates for quantum computation. Phys. Rev. A 62(5), 052309 (2000)

    Article  ADS  MathSciNet  Google Scholar 

  35. Khan, M.H., Quantum realization of ternary Toffoli gate. In: Proceedings of the 3rd International Conference on Electrical and Computer Engineering. (2004). p. 264–266

  36. Miller, D.M., G.W. Dueck, and D. Maslov. A synthesis method for MVL reversible logic [multiple value logic]. In: 34th international symposium on multiple-valued logic. (2004). IEEE

  37. Mandal, S.B., A. Chakrabarti, and S. Sur-Kolay. Synthesis techniques for ternary quantum logic. In: 41st IEEE International Symposium on Multiple-Valued Logic. (2011) IEEE

Download references

Author information

Authors and Affiliations

  1. Department of Computer Engineering, Dezful Branch, Islamic Azad University, Dezful, Iran

    Mohammad-Ali Asadi & Mohammad Mosleh

  2. Department of Computer Engineering, Yadegar-e-Imam Khomeini (RAH) Shahre Rey Branch, Islamic Azad University, Tehran, Iran

    Majid Haghparast

Authors
  1. Mohammad-Ali Asadi
    View author publications

    You can also search for this author inPubMed Google Scholar

  2. Mohammad Mosleh
    View author publications

    You can also search for this author inPubMed Google Scholar

  3. Majid Haghparast
    View author publications

    You can also search for this author inPubMed Google Scholar

Corresponding author

Correspondence to Mohammad Mosleh.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Asadi, MA., Mosleh, M. & Haghparast, M. Towards designing quantum reversible ternary multipliers. Quantum Inf Process 20, 226 (2021). https://doi.org/10.1007/s11128-021-03161-6

Download citation

  • Received:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s11128-021-03161-6

Keywords

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy