Skip to main content
Springer Nature Link
Log in

Low-cost and compact design method for reversible sequential circuits

  • Published:
The Journal of Supercomputing Aims and scope Submit manuscript

Abstract

Reversible logic plays an important role in nanotechnology-based systems; therefore, it has become an interesting topic for many researchers in this field. Although many researchers are investigating techniques to synthesize reversible combinational logic, few are working in the field of reversible sequential logic. The traditional method to design a sequential circuit is a replacement technique. In this technique, in order to design a reversible sequential circuit, all parts of an irreversible design (e.g., latches and flip-flops and associated combinational gates) are replaced by their reversible counter parts, which leads to circuits with high quantum cost. In this paper, we propose a direct and compact design of reversible synchronous sequential circuits. The EXOR of Products of EXOR (EPOE) expressions are applied, to reduce the quantum cost of sequential logic circuits. We present designs for some practical sequential circuits, such as state machines, counters and shift registers. To show the efficiency of the proposed method, we have designed a proof of concept of our designs to design a practical sequential system: a reversible self-controlled serial adder. Our designs considerably reduce performance cost factors: including quantum cost, number of constant inputs or the number of garbage outputs and delay.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19

Similar content being viewed by others

References

  1. Bennett CH (1973) Logical reversibility of computation. IBM J Res Dev 17(6):525–532

    Article  MathSciNet  Google Scholar 

  2. Landauer R (1961) Irreversibility and heat generation in the computing process. IBM J Res Dev 5:183–191

    Article  MathSciNet  Google Scholar 

  3. Kotiyal S, Thapliyal H, Ranganathan N (2015) Reversible logic based multiplication computing unit using binary tree data structure. J Supercomput 71:2668–2693

    Article  Google Scholar 

  4. Deutsch D (1989) Quantum computational networks. Proc R Soc Lond A Math Phys Eng Sci 425(1868):73–90

    Article  MathSciNet  Google Scholar 

  5. Thapliyal H, Srinivas M, Zwolinski M (2005) A beginning in the reversible logic synthesis of sequential circuits

  6. Willingham DJ, Kale I (2008) Using positive feedback adiabatic logic to implement reversible Toffoli gates. In: NORCHIP. IEEE

  7. Mohammadi M, Niknafs A, Eshghi M, Dueck GW (2012) Design and optimization of single and multiple-loop reversible and quantum feedback circuits. J Circuits Syst Comput 21:1250018

    Article  Google Scholar 

  8. Mohammadi M, Eshghi M, Haghparast M (2008) On design of multiple-valued sequential reversible circuits for nanotechnology based systems. In: TENCON 2008—2008 IEEE Region 10 Conference, pp 1–6

  9. Banerjee A, Pathak A (2007) On the synthesis of sequential reversible circuit. arXiv preprint arXiv:0707.4233

  10. Toffoli T (1980) Reversible computing. In: International Colloquium on Automata, Languages, and Programming, pp 632–644

    Chapter  Google Scholar 

  11. Fredkin E, Toffoli T (1982) Conservative logic. Int J Theor Phys 21(3–4):219–253

    Article  MathSciNet  Google Scholar 

  12. Thapliyal H, Vinod AP (2007) Design of reversible sequential elements with feasibility of transistor implementation. In: 2007 IEEE International Symposium on Circuits and Systems, pp 625–628

  13. Chuang M-L, Wang C-Y (2008) Synthesis of reversible sequential elements. ACM J Emerg Technol Comput Syst (JETC) 3:4

    Google Scholar 

  14. Nayeem NM, Hossain MA, Jamal L, Babu HMH (2009) Efficient design of shift registers using reversible logic. In: 2009 International Conference on Signal Processing Systems, pp 474–478

  15. Thapliyal H, Ranganathan N (2010) Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs. ACM J Emerg Technol Comput Syst (JETC) 6:14

    Google Scholar 

  16. Haghparast M, Gharajeh MS (2011) Design of a nanometric reversible 4-bit binary counter with parallel load

  17. Qi X, Zhu H, Chen F, Zhu J, Zhang Z (2016) Novel designs of quantum reversible counters. Int J Theor Phys 55:4987–4998

    Article  Google Scholar 

  18. Krishnaveni D, Priya MG (2017) A novel reversible n-bit counter for low power quantum computing. Int J Control Theory Appl 10:11–20

  19. Maity H, Biswas A, Bhattacharjee A, Pal A (2018) Quantum cost optimized design of 4-bit reversible universal shift register using reduced number of logic gate. Int J Quantum Inf 16:1850016

    Article  MathSciNet  Google Scholar 

  20. Lukac M, Perkowski M (2009) Quantum finite state machines as sequential quantum circuits. In: 2009 39th International Symposium on Multiple-Valued Logic, pp 92–97

  21. Soeken M, Wille R, Otterstedt C, Drechsler R (2012) A synthesis flow for sequential reversible circuits. In: 2012 IEEE 42nd International Symposium on Multiple-Valued Logic, pp 299–304

  22. Khan MH, Perkowski M (2011) Synthesis of reversible synchronous counters. In: 2011 41st IEEE International Symposium on Multiple-Valued Logic, pp 242–247

  23. Khan MH (2014) Design of reversible synchronous sequential circuits using pseudo Reed–Muller expressions. IEEE Trans Very Large Scale Integr (VLSI) Syst 22:2278–2286

    Article  Google Scholar 

  24. Khan MH, Rice JE (2016) Improved synthesis of reversible sequential circuits. In: 2016 IEEE International Symposium on Circuits and Systems (ISCAS), pp 2302–2305

  25. Khan MH, Rice JE (2018) First steps in creating online testable reversible sequential circuits. VLSI Des. https://doi.org/10.1155/2018/6153274

    Article  MathSciNet  Google Scholar 

  26. Mohammadi M, Eshghi M (2009) On figures of merit in reversible and quantum logic designs. Quantum Inf Process 8:297–318

    Article  MathSciNet  Google Scholar 

  27. Tran L, Schaeffer B, Gronquist A, Perkowski M, Kerntopf P (2014) Synthesis of reversible circuits based on EXORs of products of EXORs. In: Transactions on computational science XXIV. Springer, Berlin, Heidelberg, pp 111–128

    Chapter  Google Scholar 

  28. Tran L, Gronquist A, Perkowski M, Caughman J (2016) An improved factorization approach to reversible circuit synthesis based on EXORs of products of EXORs. In: 2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL), pp 37–43

  29. Rahmati M, Houshmand M, Kaffashian MH (2017) Novel designs of a carry/borrow look-ahead adder/subtractor using reversible gates. J Comput Electron 16:856–866

    Article  Google Scholar 

  30. Parhami B (2006) Fault-tolerant reversible circuits. In: Fortieth Asilomar Conference on Signals, Systems and Computers, 2006. ACSSC’06, pp 1726–1729

Download references

Author information

Authors and Affiliations

  1. Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran

    Zeinab Kalantari & Somayeh Jassbi

  2. Faculty of Electrical and Computer Engineering, Shahid Beheshti University, Tehran, Iran

    Mohammad Eshghi

  3. Department of Computer Engineering, Shahid Bahonar University of Kerman, Kerman, Iran

    Majid Mohammadi

Authors
  1. Zeinab Kalantari
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mohammad Eshghi
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Majid Mohammadi
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Somayeh Jassbi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mohammad Eshghi.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Kalantari, Z., Eshghi, M., Mohammadi, M. et al. Low-cost and compact design method for reversible sequential circuits. J Supercomput 75, 7497–7519 (2019). https://doi.org/10.1007/s11227-019-02912-8

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11227-019-02912-8

Keywords

Search

Navigation

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy