Abstract
The emerging intra-coding tools of High Efficiency Video Coding (HEVC) standard can achieve up to 36 % bit-rate reduction compared to H.264/AVC, but with significant complexity increase. The design challenges, such as data dependency and computational complexity, make it difficult to implement a hardware encoder for real-time applications. In this paper, firstly, the data dependency in HEVC intra-mode decision is fully analyzed, which is cost by the reconstruction loop, the Most Probable Mode, the context adaption during Context-based Adaptive Binary Arithmetic Coding based rate estimation, and the Chroma derived mode. Then, several fast algorithms are proposed to remove the data dependency and to reduce the computational complexity, which include source signal based Rough Mode Decision, coarse to fine rough mode search, Prediction Mode Interlaced RDO mode decision, parallelized context adaption and Chroma-free Coding Unit (CU)/Prediction Unit (PU) decision. Finally, the parallelized VLSI architecture with CU reordering and Chroma reordering scheduling is proposed to improve the throughput. The experimental results demonstrate that the proposed intra-mode decision achieves 41.6 % complexity reduction with 4.3 % Bjontegaard Delta Rate (BDR) increase on average compared to the reference software, HM-13.0. The intra-mode decision scheme is implemented with 1571.7K gate count in 55 nm CMOS technology. The implementation results show that our design can achieve 1080p@60fps real time processing at 294 MHz operation frequency.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Ohm, J.-R., Sullivan, G.J., Schwarz, H., Tan, T.K., Wiegand, T.: Comparison of the coding efficiency of video coding standards-including high efficiency video coding (HEVC). IEEE Trans. Circuits Syst. Video Technol. 22(12), 1668–1683 (2012)
Sullivan, G.-J., Ohm, J.-R., Han, W.-J., Wiegand, T.: Overview of the high efficiency video coding (HEVC) standard. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1649–1668 (2012)
Lainema, J., Bossen, F., Han, W.-J., Min, J., Ugur, K.: Intra coding of the HEVC standard. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1792–1801 (2012)
Nguyen, T., Marpe, D.: Performance analysis of HEVC-based intra coding for still image compression. In: Picture Coding Symposium (PCS), pp. 233–236 (2012)
Piao, Y., Min, J., Chen, J.: Encoder improvement of unified intra prediction. JCTVC-C207, Guangzhou (2010)
Jiang, W, Ma, H., Chen, Y.: Gradient based fast mode decision algorithm for intra prediction in HEVC. In International Conference on Consumer Electronics, Communications and Networks (CECNet) (2012)
Pan, F., Lin, X., Rahardja, S., Lim, K., Li, Z., Wu, D., Wu, S.: Fast mode decision algorithm for intra prediction in H.264/AVC video coding. IEEE Trans. Circuits Syst. Video Technol. 15(7), 813–822 (2005)
Zhang, H., Ma, Z.: Fast intra mode decision for high efficiency video coding (HEVC). IEEE Trans. Circuits Syst. Video Technol. 24(4), 660–668 (2014)
Shen, L., Zhang, Z., An, P.: Fast CU size decision and mode decision algorithm for HEVC intra coding. IEEE Trans. Consumer Electronics 59(1), 207–213 (2013)
Nishikori, T., Nakamura, T., Yoshitome, T., Mishiba, K.: A fast CU decision using image variance in HEVC intra coding. In Proceedings of IEEE ISIEA, pp. 52–56 (2013)
Huang, H., Zhao, Y., Lin, C., Bai, H.: Fast bottom-up pruning for HEVC intraframe coding. In Proceedings of Visual Communications and Image Processing (VCIP), pp. 1–5 (2013)
Huang, C., Tikekar, M., Chandrakasan, A.P.: Memory-hierarchical and mode-adaptive HEVC intra prediction architecture for quad full HD video decoding. IEEE Trans. Very Large Scale Integr. VLSI Syst. 2(7), 1515–1525 (2014)
Liu, Z., Wang, D., Zhu, H., Huang, X.: 41.7BN-Pixels/s reconfigurable intra prediction architecture for HEVC 2560 × 1600 Encoder. In: Proceedings IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp. 2634–2638 (2013)
Meher, P.K., Park, S.Y.: Efficient integer DCT architectures for HEVC. IEEE Trans. Circuits Syst. Video Technol. 24(1), 168–178 (2014)
Zhu, J., Liu, Z., Wang, D.: Fully Pipelined DCT/IDCT/Hadamard unified transform architecture for HEVC Codec. In: Proceedings of IEEE International Symposium of Circuits System (ISCAS), pp. 677–680 (2013)
Li, F., Shi, G.: A pipelined architecture for 4 × 4 intra frame mode decision in the high efficiency video coding. In Multimedia Signal Processing (MMSP), pp. 1–5 (2011)
Tsai, S.-F., Li, C.-T, Chen, H.-H., Tsung P.-K., Chen, K.-Y., Chen, L.-G.: A 1062Mpixels/s 8192x4320p high efficiency video coding (H.265) Encoder Chip. In Symposium on VLSI Circuits (VLSIC), pp. C188–C189 (2013)
Zhu, J., Liu, Z., Wang, D., Han, Q., Song, Y.: HDTV1080p HEVC Intra encoder with source texture based CU/PU mode pre-decision. In: Design Automation Conference (ASP-DAC), pp. 367–372, 20–23 (2014)
Ding, L.-F., Chen, W.-Y., Tsung, P.-K., Chuang, T.-D., Hsiao, P.-H., Chen, Y.-H., Chiu, H.-K., Chien, S.-Y., Chen, L.-G.: A 212 MPixels/s 4096 × 2160p multiview video encoder chip for 3D/quad full HDTV applications. IEEE J. Solid-State Circuits 45(1), 46–58 (2010)
Mochizuki, S., Shibayama, T., Hase, M., Izuhara, F., Akie, K., Nobori, M., Imaoka, R., Ueda, H., Ishikawa, K., Watanabe, H.: A 64 mW high picture quality H.264/MPEG-4 video codec IP for HD mobile applications in 90 nm CMOS. IEEE J. Solid-State Circuits 43(11), 2354–2362 (2008)
He, G., Zhou, D., Fei, W., Chen, Z., Zhou, J., Goto, S.: High-performance H.264/AVC intra-prediction architecture for ultra high definition video applications. IEEE Trans. Very Large Scale Integr. VLSI Syst. 22(1), 76–89 (2014)
Kuo, H.-C., Wu, L.-C., Huang, H.-T., Hsu, S.-T., Lin, Y.-L.: A low-power high-performance H.264/AVC intra-frame encoder for 1080pHD video. IEEE Trans. Very Large Scale Integr. VLSI Syst. 19(6), 925–938 (2011)
Bossen, F.: CE1: Table-based bit estimation for CABAC, JCTVC-G763, 7th Joint Collaborative Team on Video Coding (JCTVC) Meeting, Geneva, Switzerland (2011)
Zhao, L., Zhang, L., Ma, S., Zhao, D.: Fast mode decision algorithm for intra prediction in HEVC. In: IEEE Visual Communications and Image Processing (VCIP), pp. 1–4 (2011)
Zhu, C., Jia, H., Zhang, S., Huang, X., Xie, X., Gao, W.: On a highly efficient RDO-based mode decision pipeline design for AVS. IEEE Trans. Multimedia 15(8), 1815–1829 (2013)
Shang, Q., Fan, Y., Shen, W., Shen, S., Zeng, X.: Single-port SRAM-based transpose memory with diagonal data mapping for large size 2-D DCT/IDCT. IEEE Trans. Very Large Scale Integr. VLSI Syst. 22(11), 2422–2426 (2014)
Bjontegaard, G.: Calculation of average PSNR difference between RD-curves. In: 13th VCEG-M33 Meeting, Austin, TX (2001)
ITU-T, ISO/IEC JTC 1.: High Efficiency Video Coding, ITU-T Rec. H.265, ISO/IEC 23008-2 (2014)
Sole, J., Joshi, R., Nguyen, N., Ji, T., Karczewicz, M., Clare, G., Henry, F., Duenas, A.: Transform coefficient coding in HEVC. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1765–1777 (2012)
Zhu, C., Jia, H., Liu, J., Ji, X., Lv, H., Xie, X., Gao, W.: Multi-level low-complexity coefficient discarding scheme for video encoder. In: Proceedings of IEEE International Symposium of Circuits System (ISCAS), pp. 5–8 (2014)
Zhou, J., Zhou, D., Fei, W., Goto, S.: A High-performance CABAC encoder architecture for HEVC and H.264/AVC. In IEEE International Conference on Image Processing (ICIP), pp. 1568–1572 (2013)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Huang, X., Jia, H., Cai, B. et al. Fast algorithms and VLSI architecture design for HEVC intra-mode decision. J Real-Time Image Proc 12, 285–302 (2016). https://doi.org/10.1007/s11554-015-0549-8
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11554-015-0549-8