Timing-driven hierarchical global routing with wire-sizing and buffer-insertion for VLSI with multi-routing-layer | IEEE Conference Publication | IEEE Xplore
Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.