Abstract
The leakage power dissipation is turning into one of the most strenuous concerns in low power VLSI circuit designs particularly with on-chip devices as it increases for every two years. The scaling down of threshold voltage has volunteered massively towards the progress of the sub threshold leakage current hence producing the static (leakage) power dissipation very high. The battery operated devices with long battery duration in standby mode drain out the battery very quickly due to this leakage power. In this paper different sub threshold logic architectures which work at very low supply voltages are designed. These architectures generate very less leakage power so they can be used to run different ultra low power applications like portable applications. This is achieved by utilizing current mode logic. The leakage power and delay of these techniques are calculated and compared.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Tajalli SA, Braurer EJ, Leblebici Y, Vittoz E (2008) Sub threshold source coupled logic circuits for ultra-low-power applications. IEEE J Solid-State Circuits 43(7):1699–1710
Tajalli SA, Vittoz E, Braurer EJ, Leblebici Y (2007) Ultra-low power sub threshold current mode logic utilizing PMOS load device. Electron Lett 43(17):911–913
Tajalli SA, Leblebici Y (2007) Leakage current reduction using sub threshold source coupled logic. IEEE Trans Circuits Syst -2: Express Briefs, 56(5):374–378
Roy S, Myrad M, Nipun K (2011) Understanding sub threshold source coupled logic for ultra low power applications, Master thesis, Linkoping University, Sweden
Parshionikar S, Bhoir DV (2013) Standby leakage power reduction techniques in deep sub micron CMOS VLSI circuits. Int J Comput Appl 0975:8887. International Conference on Communication Technology
Hinamalviya SN (2013) A new approach for leakage power reduction techniques in deep submicron technologies in CMOS circuit for VLSI applications. Int J Adv Res Comput Sci Softw Eng 3(5)
Kumari K, Agarwal A, Agarwal KA (2014) Review of leakage power reduction in CMOS circuits. Am J Electr Electron Eng 2(4):133–136
Badel S (2008) MOS current-mode logic standard cells for high-speed low noise applications, Ph.D. Dissertation, Ecole Polytechnique Federale de Lausanne (EPFL), Switzerland
Roy K, Mukhopadhyay S, Mahmoodi Meimand H (2003) Leakage current mechanisms and leakage reduction techniques in deep- sub micrometer CMOS circuits. In: Proceedings of the IEEE, vol 91, no 2
Rani TE, Rani MA, Rao R (2011) Area optimized low power arithmetic and logic unit. In: 3rd international conference on electronics computer technology (ICECT). IEEE
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this paper
Cite this paper
Jyotsna, K.A., Satish Kumar, P., Madhavi, B.K. (2020). Leakage Current Reduction Techniques Using Current Mode Logic Circuits. In: Satapathy, S.C., Raju, K.S., Shyamala, K., Krishna, D.R., Favorskaya, M.N. (eds) Advances in Decision Sciences, Image Processing, Security and Computer Vision. ICETE 2019. Learning and Analytics in Intelligent Systems, vol 4. Springer, Cham. https://doi.org/10.1007/978-3-030-24318-0_30
Download citation
DOI: https://doi.org/10.1007/978-3-030-24318-0_30
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-24317-3
Online ISBN: 978-3-030-24318-0
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)