Abstract
This paper describes a monitoring environment that enables the analysis of memory access behavior of applications in a selective way with a potentially very high degree of detail. It is based on a novel hardware monitor design that employs an associative counter array to measure data structure related information at runtime. A simulator for this hardware monitor is implemented, providing the capability of on-the-fly simulation targeting shared memory systems. Layers of software are constructed to operate and utilize the underlying hardware monitor, thus forming a complete monitoring environment. This environment is useful to help users to reason about optimizations based on data reorganization as well as on standard loop transformations.
The work presented in this paper is mainly performed in the context of the EP-Cache Project, funded by the German Federal Ministry of Education and Research (BMBF).
Chapter PDF
Similar content being viewed by others
Keywords
- Instrument Region
- Virtual Address
- Shared Memory System
- Cache Access
- High Performance Computing Application
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Mohr, B., Malony, A., Shende, S., Wolf, F.: Design and Prototype of a Performance Tool Interface for OpenMP. Journal of Supercomputing 23, 105–128 (2002)
Malony, A., Mohr, B., Shende, S., Wolf, F.: Towards a Performance Tool Interface for OpenMP: An Approach Based on Directive Rewriting. In: EWOMP 2001, Third European Workshop on OpenMP (2001)
OpenMP Pragma and Region Instrumentor, http://www.fz-juelich.de/zam/kojak/opari
Gerndt, M., Kereku, E.: Monitoring Request Interface Version 1.0, http://wwwbode.in.tum.de/~kereku/epcache/pub/MRI.pdf
Gerndt, M., Kereku, E.: Selective Instrumentation and Monitoring. To be published: 11th Workshop on Compilers for Parallel Computers (CPC 2004), Kloster Seeon (2004)
Schulz, M., Tao, J., Jeitner, J., Karl, W.: A Proposal for a New Hardware Cache Monitoring Architecture. In: Proceedings of SIGPLAN Workshop on Memory System Performance (MSP 2002), Berlin, Germany (June 2002)
ADAPTOR (Automatic DAta Parallelism TranslaTOR), http://www.scai.fraunhofer.de/291.0.html
Nguyen, A.-T., Michael, M., Sharma, A., Torrellas, J.: The Augmint Multiprocessor Simulation Toolkit for Intel x86 Architectures. In: Proceedings of 1996 International Conference on Computer Design (October 1996)
Nethercote, N., Seward, J.: Valgrind: A Program Supervision Framework. In: Proceedings of the Third Workshop on Runtime Verification (RV 2003), Boulder, Colorado, USA (July 2003)
Browne, S., Dongarra, J., Garner, N., Ho, G., Mucci, P.: A Portable Programming Interface for Performance Evaluation on Modern Processors. The International Journal of High Performance Computing Applications 14(3), 189–204 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kereku, E., Li, T., Gerndt, M., Weidendorfer, J. (2004). A Data Structure Oriented Monitoring Environment for Fortran OpenMP Programs. In: Danelutto, M., Vanneschi, M., Laforenza, D. (eds) Euro-Par 2004 Parallel Processing. Euro-Par 2004. Lecture Notes in Computer Science, vol 3149. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27866-5_17
Download citation
DOI: https://doi.org/10.1007/978-3-540-27866-5_17
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22924-7
Online ISBN: 978-3-540-27866-5
eBook Packages: Springer Book Archive