A Physically Based Compact Model of Partially Depleted SOI MOSFETs for Analog Circuit Simulation

Mike S. L. Lee, Bernard M. Tenbroek, *Member, IEEE*, William Redman-White, *Member, IEEE*, James Benson, and Michael J. Uren

Abstract—In this paper, the Southampton Thermal AnaloGue (STAG) compact model for partially depleted (PD) silicon-on-insulator (SOI) MOSFETs is presented. The model uses a single expression to model the channel current, thereby ensuring continuous transition between all operating regions. Furthermore, care has been taken to ensure that this expression is also infinitely differentiable, resulting in smooth and continuous conductances and capacitances as well as higher order derivatives. Floating-body effects, which are particular to PD SOI and which are of concern to analog circuit designers in this technology, are well modeled. Small geometry effects such as channel length modulation (CLM), drain-induced barrier lowering (DIBL), charge sharing, and high field mobility effects have also been included.

Self-heating (SH) effects are much more apparent in SOI devices than in equivalent bulk devices. These have been modeled in a consistent manner, and the implementation in SPICE3f5 gives the user an additional thermal node which allows internal device temperature rises to be monitored and also accommodates the modeling of coupled heating between separate devices. The model has been successfully used to simulate a variety of circuits which commonly cause problems with convergence. Due to its inherent robustness, the model can normally achieve convergence without recourse to the setting of initial nodal voltage estimates.

Index Terms—Analog integrated circuits, circuit simulation, MOSFETs, semiconductor device modeling, silicon-on-insulator technology.

I. INTRODUCTION

N ADDITION to its established niche markets of radiation-hard and high-temperature applications, silicon-on-insulator (SOI) CMOS is increasingly viewed as a serious prospect for mainstream VLSI. Lower parasitic capacitances lead to higher speeds at lower power levels, and packing densities can also be improved. Starting materials are becoming more readily available and reliable and many large scale designs

Manuscript received November 12, 1999; revised July 20, 2000.

M. S. L. Lee was with the Microelectronics Centre, Department of Electronics and Computer Science, University of Southampton, Southampton SO17 1BJ, U.K. He is now with AMD Semiconductors, Sunnyvale, CA 94086 USA.

B. M. Tenbroek was with the Microelectronics Centre, Department of Electronics and Computer Science, University of Southampton, Southampton SO17 1BJ, U.K. He is now with AKM Semiconductor Inc., San Diego, CA 92131 USA.

W. Redman-White and J. Benson are with the Microelectronics Centre, Department of Electronics and Computer Science, University of Southampton, Southampton SO17 1BJ, U.K.

M. J. Uren is with the Defense Evaluation and Research Agency, Malvern WR14 3PS JLK

Publisher Item Identifier S 0018-9200(01)00439-5.

have been reported [1]. Technologies generally divide into those where the silicon below the transistors is fully depleted, and those where there is a neutral body region between the channel and the buried oxide (partially depleted). The latter type is at present more reliably manufacturable, due to practical limitations in the control of the very thin film thicknesses needed for fully depleted devices [2]; it is to this type that the modeling work of this paper is addressed.

The electrical behavior of partially depleted (PD) SOI devices where the body node of the device is left floating has been extensively studied over many years [3]. Static and transient variations in body potential due to capacitive coupling and impact ionization can lead to data history sensitivity in DRAMs [4] and clock frequency dependent propagation delay in inverter circuits [5], [6]. In logic circuits, these problems can often be accommodated within design tolerances. The effects of the floating body are far more serious for analog design; the well-known kink effect [3] leads to large sensitivity to drain bias, and more seriously, the drain conductance exhibits bias and frequency dependent variations [7], often of more than an order of magnitude within normal operating regimes. These problems can be reduced by the use of a body tie, at the cost of some additional area and parasitic capacitance. However, unavoidable series resistance in the contact often make this approach only a partial solution, and significant deviations from ideal behavior can be observed even when a body tie is present [8].

A further deviation from the bulk case is the need to consider the self-heating of individual devices. This arises from the poor thermal conductivity of the underlying buried oxide, and device channel temperatures can rise dynamically many tens of degrees above ambient during normal operation [9]. Consequently, device characteristics become significantly modified, with negative output conductance often observable at higher drain currents [10]. Such heating is not instantaneous, but has a transient response to bias changes, with typical time constants of the order of 10^{-5} s [11]. While there do exist some issues relating to accurate parameter extraction (insofar as the behavior without self-heating is not directly observable, and hence the electrical and thermal contributions are not easily separated), thermal behavior is not generally significant for digital circuits, due to the low mean power dissipations, and clock frequencies normally being well above the thermal time constants [12]. Analog circuits, however, can be significantly affected. Output conductances can be low or even negative at low frequencies and then rise with frequency [13], leading to unforeseen gain and phase

variations [14]. Matching can also be disturbed by heat flow from adjacent devices [14].

Digital designers have a route for circuit simulation, either by fitting bulk models, or by using a SOI model suitable for digital applications, such as UFSOI [5], [15]. To make mixed signal design in SOI CMOS a practical proposition, the analog designer requires models which can not only handle the special physics of this technology, but which also satisfy more stringent criteria such as a high order of equation continuity and accurate conductance modeling. One candidate for analog design is BSIMSOI [16]. This takes the more traditional approach of using an explicit threshold rather than the increasingly popular surface potential approach [5], [17]–[20], and uses parameter binning for width and length dependencies, rather than the ideal of a physically based model and parameter set.

In this paper, we present the Southampton Thermal AnaloGue (STAG) SOI CMOS model. In developing this model, we have paid particular attention to the handling of body node and thermal behavior in the context of a highly continuous and robust MOS formulation, using some conventional techniques where appropriate. The model has been kept physically based wherever practical, to permit straightforward parameter extraction without excessive fitting procedures. The recommended procedures for extracting the parameters used in the STAG model are discussed in some detail in [21].

The target technology was a 0.7- μm process; some deepsubmicron effects have not yet been included. The paper is structured as follows: in Section II we present the core model based on a surface potential derivation of channel current. We then present the auxiliary model which handles geometry dependence and body effects. In Section IV we describe how self-heating is incorporated into the model itself (rather than as an external macro model). Section V describes the evaluation of the model against measurements obtained from individual devices and simple analog circuits, and conclusions are presented in Section VI.

II. CORE MODEL

The model is presented for an n-channel device, though a similar analysis can be performed for a pMOS device if the polarity of the voltages and the direction of currents are reversed.

For a truly *partially depleted* SOI MOSFET, there is no back gate coupling effect [22]. Furthermore, in the case of analog circuits, the back gate (or substrate) is invariably tied to ground. With a threshold voltage of typically of the order of tens of volts, the back device is operating deep within the subthreshold regime and will pass negligible current. This also implies there is negligible charge at the back interface, as well as a much smaller gate capacitance due to the thicker oxide, leading to negligible impact on transient behavior.

With the justifications above, the formulation of the STAG model makes the assumption that the back device has no significant effect on the total device behavior. Thus the initial analysis for the STAG model proceeds as for bulk MOSFETs.

A. Channel Current

Fig. 1 shows a schematic of an SOI MOSFET and the direction of the displacement variables used in this analysis. Using




Fig. 1. Schematic to show orientation of coordinate system.

standard assumptions (unipolar device, infinitesimally thin inversion layer, single direction of current flow [23]–[25]), the charge sheet model expression for a MOSFET may be obtained

$$I_{\rm CH}(y) = -W\mu_s(y) \left[q_c(y) \frac{d\psi_s(y)}{dy} - \phi_t \frac{dq_c(y)}{y} \right]$$
(1)

where $I_{\rm CH}$ is the channel current, W is the channel width, μ_s is the surface mobility of the carriers, q_c is the channel charge per unit area, and ψ_s is the surface potential. By assuming that the current is constant along the channel, and that the mobility can be represented by a constant value μ_s at some average gate and drain field, (1) may be integrated to give an equation of the general form [25]

$$I_{\text{CH}} = \frac{W}{L} \mu_s C_{\text{of}}(f(\psi_{sL}) - f(\psi_{s0}))$$
 (2)

where L is the effective channel length, $C_{\rm of}$ is the front gate capacitance per unit area, and ψ_{sL} and ψ_{s0} are the surface potentials at the drain and source end of the channel, respectively. The function f will depend on the exact expression used to model q_c in terms of the surface potential ψ_s .

B. Channel and Body Charge

The channel charge consisting of mobile carriers and the immobile depletion charge together constitute the total charge in the body of the PD SOI MOSFET. This relationship may be expressed as

$$q_{\text{tot}} = q_c + q_b \tag{3}$$

where q_{tot} denotes the total charge density within the body of the device and q_b is the density of the depletion charge. By applying Gauss' Law and the potential balance equation across the front gate oxide, we get

$$V_{\text{GfB}} = V_{\text{FB}}^f + \eta_s \psi_s(y) - \frac{q_{\text{tot}}(y)}{C_{\text{of}}}$$
 (4)

where $V_{\rm GfB}$ is the front gate-body voltage, $V_{\rm FB}^f$ is the front flat band voltage, and η_s accounts for the influence of the fast surface states at the silicon-oxide interface [23]. By using (4) in (3), the channel charge density can be expressed in terms of the terminal voltages and the surface potential if q_b is known. 1) Body Charge: This is analogous to the bulk charge in a standard MOSFET and (by using the depletion approximation) is generally taken to be [23], [24]

$$q_b(y) = -\gamma C_{\text{of}} \sqrt{\psi_s(y)}.$$
 (5)

However, the presence of the square root term causes problems when deriving expressions for the saturation voltage and intrinsic capacitances [23]. In the STAG model, q_b has been linearized about an initial estimate for the surface potential at the source end ψ_{st0} .

$$q_b(y) = -\gamma C_{\text{of}} \left\{ \sqrt{\psi_{st0}} + \delta(\psi_s(y) - \psi_{st0}) \right\}$$
 (6)

where

$$\delta = \frac{1}{2\sqrt{1 + \psi_{st0}}}. (7)$$

 δ has been chosen to be well defined even for $\psi_{st0}=0$. The exact value of ψ_{st0} will be given later.

2) Channel Charge: By combining (3), (4), and (6), we obtain an expression for the channel charge as

$$q_c(y) = -C_{\text{of}} \left(V_{\text{GfB}} - V_{\text{FB}}^f - \eta_s \psi_s(y) \right) - q_b(y)$$
$$= -C_{\text{of}} \left[V_{\text{GT}} - \alpha \psi_s(y) \right] \tag{8}$$

where

$$V_{\rm GT} = V_{\rm GfB} - V_{\rm FB}^f - \gamma \left(\sqrt{\psi_{st0}} - \delta \psi_{st0} \right)$$
 (9)

$$\alpha = \eta_s + \gamma \delta. \tag{10}$$

Using (8), the function f in (2) can now be written as

$$f(\psi_s) = \left\{ V_{GBT} - \frac{\alpha}{2} \,\psi_s \right\} \psi_s \tag{11}$$

where

$$V_{GBT} = V_{GT} + \phi_t \alpha. \tag{12}$$

All that now remains is for the estimate ψ_{st0} and the surface potentials at the source and drain ends $(\psi_{s0}$ and $\psi_{sL})$ to be found.

C. Ideal Surface Potential

In most modern circuits, the accumulation region ($V_{\rm GfB} < V_{\rm FB}^f$) is seldom used. By neglecting this region, the solution to the one-dimensional Poisson's equation (applied across the interface between gate oxide and the body) can be simplified to [24]

$$\psi_s(y) = 2\phi_F + V_{cb}(y)$$

$$+ \phi_t \ln \left\{ \frac{1}{\phi_t} \left[\frac{1}{\gamma^2} \left(V_{\text{GfB}} - V_{\text{FB}}^f - \eta_s \psi_s(y) \right)^2 - \psi_s(y) \right] \right\}$$

$$(13)$$

where ϕ_F is the Fermi-potential of the device, V_{cb} is the channel potential with $V_{cb}(0) = V_{\rm SB}$ and $V_{cb}(L) = V_{DB}$

in strong inversion, $\phi_t = kT/q$ is the thermal voltage, and $\gamma = \sqrt{2\varepsilon_s qN_A}/C_{\rm of}$ is the body factor. This is an implicit equation and no closed-form solution for the surface potential can be derived.

Various methods for obtaining the solution to (13) have been proposed. Numerical techniques can be employed [17], but they involve iterative algorithms which can be computationally expensive. Storing precalculated solutions in a two–dimensional (2-D) array and using interpolation for points in between stored values has also been suggested [26]. Both of these approaches require the partial derivatives of ψ_s (which are needed for the Newton–Raphson technique employed by most circuit simulators) to be derived numerically, thus consuming additional CPU time. A third approach is the approximation of the solution using cubic spline functions [27]. This method is more efficient computationally as the derivatives can be obtained analytically, but it only guarantees continuity of derivatives up to second order. The approach used in the STAG model to tackle this challenging problem is presented in the next section.

D. Surface Potential Determination

The use of a function which approximates the true solution to (13) has been proposed for standard MOSFETs [18], [28]. The technique involves finding very good approximate solutions in the subthreshold and strong inversion regions and then joining them in a smooth manner. Unfortunately, the proposed function in [28] possesses a discontinuous first derivative, while the function presented in [18] possesses continuity up to the first derivative only. It is now well understood that a single function, valid in all regions of operation, and with a continuous first-order derivative, is very desirable for use in circuit simulators if good convergence behavior is to be obtained [17], [29], [30]. Furthermore, continuity in higher order derivatives is also desirable if certain analyses are to be performed (e.g., third-order intermodulation studies [31]). The function developed for use within the STAG model will be shown to be both continuous and also infinitely differentiable.

1) Continuity of Model Equations: Problems often occur within models due to the fact that standard simplifications in device physics during the initial model development usually lead to device equations containing singularities or other numerical problems. Examples are division by quantities which could become zero for certain bias conditions, and arguments of square roots or logarithm functions which could become negative. In the STAG model, singularities and other problem points are identified in all expressions and transform functions are then used to prevent numerical problems. The basic transform function used throughout is

$$x' = \epsilon \ln \left\{ 1 + \exp\left(\frac{x}{\epsilon}\right) \right\}. \tag{14}$$

2) Subthreshold: In this region, the channel charge is negligible compared with the body charge, and ψ_s is almost constant. Denoting $\psi_s(y)$ by the constant ψ_{ss} , (13) can then be rearranged and simplified to

$$\psi_{ss} = \left[-\frac{\gamma}{2\eta_s} + \sqrt{\frac{\gamma^2}{4\eta_s^2} + \frac{V_g}{\eta_s}} \right]^2 \tag{15}$$

where $V_g=V_{\rm GfB}-V_{\rm FB}^f$. Note that ψ_{ss} is the saturation potential for the charge sheet model without the linearization of the body charge. This is because ψ_{ss} is the solution for $q_c=0$ with $q_b=-\gamma C_{\rm of}\sqrt{\psi_s}$.

Problems can occur if the term inside the square root becomes negative, but note that if $V_g < 0$ then (13) is not valid (the accumulation condition was specifically excluded in order to simplify the one-dimensional solution of Poisson's equation). However, during Newton–Raphson iterations, the gate voltage may venture into this region. Therefore, (14) is used to ensure that V_q remains positive.

3) Strong Inversion: In strong inversion, ψ_s on the right-hand side of (13) can be replaced with $2\phi_F+V_{cb}$ as a good estimate.

$$\psi_{si} = 2\phi_F + V_{cb} + \phi_t \ln \left\{ \frac{1}{\phi_t} \left[\frac{1}{\gamma^2} \left\{ V_g - \eta_s (2\phi_F + V_{cb}) \right\}^2 - (2\phi_F + V_{cb}) \right] \right\}.$$
 (16)

This expression causes numerical problems when the argument of the logarithm becomes negative. One way of avoiding this is to take the modulus of this argument [28], but this leads to a discontinuity in the first derivative which may cause poor convergence behavior. Note though that this problem only occurs in subthreshold, a regime for which the expression is no longer a good approximation to the true solution. Therefore, in the STAG model, the gate voltage within the logarithm term is transformed to avoid the problem region.

4) Single-Piece Model: Having obtained good approximations in weak and strong inversion, the following expression can be used to ensure that each is reduced smoothly to insignificance outside of their respective regions of validity, while avoiding any abrupt truncation [28].

$$\psi_s = \psi_{si} - \phi_t \ln \left\{ 1 + \exp\left(\frac{\psi_{si} - \psi_{ss}}{\phi_t}\right) \right\}. \tag{17}$$

This expression relies on the fact that in strong inversion, $\psi_{ss} \gg \psi_{si}$, and in subthreshold, $\psi_{ss} \ll \psi_{si}$. Note also that all the transforms used are continuous and infinitely differentiable, as are ψ_{ss} and ψ_{si} , and so ψ_{s} is itself continuous and infinitely differentiable.

The maximum possible value of ψ_s for a given $V_{\rm GFB}^f$ is ψ_{ss} , i.e., saturation occurs when the channel potential has reached the subthreshold condition. This definition will be used again to define the saturation potential when the effects of carrier velocity saturation are included.

Often the quantity $\sqrt{\psi_s}$ will be used to model the body/bulk charge and so it is imperative that $\psi_s>0$. Indeed (13), from which we have derived (15) and (16), is only valid for $\psi_s>0$. Consider now the source end of the channel where $V_{cb}=V_{\rm SB}$. In bulk, $V_{\rm SB}=0$ and so no problems are usually encountered. However, in an SOI MOSFET with a floating body, often $V_{\rm SB}<0$ and this can cause ψ_s in (17) to become negative, especially during Newton–Raphson iterations. For use in a PD SOI model, the surface potential expression has to be made more robust.




Fig. 2. The single-piece approximate solution, ψ_{st} , valid in depletion and inversion. ψ_{st} [(18)] shown in solid lines, ideal surface potential [(13)] in dashed lines

The following transform has the same function as (17) but also ensures that $\psi_s > 0$.

$$\psi_{st} = \phi_t \ln \left[1 + \frac{\exp\left(\frac{\psi_{si}}{\phi_t}\right)}{1 + \exp\left(\frac{\psi_{si} - \psi_{ss}}{\phi_t}\right)} \right]. \tag{18}$$

Fig. 2 shows this single-piece function in comparison with the ideal surface potential. Equation (18) is valid for long devices where the effects of velocity saturation can be neglected. For the source end, however, this equation provides a very good estimate of the true surface potential, and so it is used for the estimate ψ_{st0} , i.e.

$$\psi_{st0} = \psi_{st} \left(V_{\text{GfB}}, V_{\text{SB}} \right). \tag{19}$$

E. High Field Mobility Effects

When deriving (2), it was assumed that the mobility μ_s was constant along the channel. This was done to make the integration of (1) more tractable. In reality, the relative contributions of the transverse and longitudinal electric fields will differ along the length of the channel, and so the mobility will be a function of channel position. To account for this, we use an established effective mobility model [17].

$$\mu_{\text{eff}} = \mu_0 \left[1 + \theta \left(V_g - \frac{\psi_{sL} + \psi_{s0}}{2} \right) + \frac{\mu_0}{v_{\text{sat}}} \frac{(\psi_{sL} - \psi_{s0})}{L} \right]^{-1}$$
(20)

where μ_0 is the low field mobility, θ is the vertical field mobility degradation parameter, and $v_{\rm sat}$ is the carrier saturation velocity. The first term in (20) accounts for the normal field influence and the second term accounts for the velocity saturation of carriers. This expression is included in the core model because it alters the saturation potential, which will be discussed in the next section.

F. Saturation Model

The basic charge sheet model is not suitable for use with small geometry devices due to the fact that inclusion of carrier velocity saturation greatly reduces the saturation voltage and hence the current drive of the device in saturation. The basic concept of defining a saturation potential [17] for the drain end is used in the STAG model. This is, in effect, the maximum value that ψ_{sL} can attain in the model. Assuming that $V_{\rm DS} \geq 0$, the surface potential at the drain end cannot be less than that at the source end, being $\psi_{s0} \approx \psi_{st0}$. Also, if no velocity saturation effect were to be included, then the drain saturation potential would be attained when the channel charge density q_c vanishes. Using these criteria and the linearized channel charge expression in (8), the upper bound of the saturation potential is found to be $V_{\rm GT}/\alpha$. Therefore, the saturation potential including high field mobility effects may be defined as [17]

$$\psi_{\text{sLsat}} = \psi_{st0} + \frac{V_{\text{GT}}}{\alpha} - \psi_{st0}$$
(21)

where $S \geq 1$ is a quantity dependent on mobility parameters. For no velocity saturation, S = 1, while for carriers with a low saturation velocity, $S \rightarrow \infty$.

An expression for S can now be obtained if the saturation condition is defined as that at which the drain conductance in the intrinsic model vanishes, i.e., $dI_{\rm CH}/dV_{\rm DS}=0$. Because we must include high mobility effects when deriving an expression for the saturation condition, we do not use the unmodified channel current expression defined in (2). Instead, we replace the constant mobility μ_s in (2) with the effective mobility $\mu_{\rm eff}$ defined in (20). Differentiating this high field current expression leads to the following result for S:

$$S = \frac{1}{2} \left(1 + \sqrt{1 + \frac{2M_{\text{mob}}\Psi}{1 + \theta V_{\text{GBT}}}} \right) \tag{22}$$

where

$$\begin{split} M_{\rm mob} &= \frac{\mu_0}{v_{\rm sat}L} - \frac{\theta}{2} \\ \Psi &= \frac{V_{\rm GT}}{\alpha} - \psi_{st0} \\ V_{\rm GBT} &= V_g - \psi_{st0}. \end{split}$$

The saturation potential accounting for high field mobility effects is plotted in Fig. 3 in comparison with the ideal surface potential and ψ_{ss} .

G. Surface Potential Including High Field Mobility Effects

Analogous to (18), but using ψ_{sLsat} as the upper bound in order to account for high field mobility effects, the surface potential in the STAG model is given as

$$\psi_{\text{sSTAG}} = \phi_t \ln \left[1 + \frac{\exp\left(\frac{\psi_{si}}{\phi_t}\right)}{1 + \exp\left(\frac{\psi_{si} - \psi_{\text{sLsat}}}{\phi_t}\right)} \right]. \quad (23)$$

The surface potential at the source and drain end are defined respectively as

$$\psi_{s0} = \psi_{sSTAG}(V_{GfB}, V_{SB})$$




Fig. 3. Saturation potential $\psi_{\rm sLsat}$ compared to ψ_{ss} for $v_{\rm sat}=10^7$ and $\theta=0.08$ (typical values).




Fig. 4. Channel current including high field mobility effects compared with the intrinsic channel current with and without direct inclusion of high field mobility effects. Mobility parameters as for Fig. 3.

$$\psi_{sL} = \psi_{sSTAG}(V_{GfB}, V_{DB}).$$
 (24)

Using these values, the channel current of the device including high field mobility effects can be obtained from (2) and (11). Fig. 4 shows the intrinsic model drain current both with and without the inclusion of high field mobility effects. Note that without careful definition of $\psi_{\rm sLsat}$, a nonphysical roll-over of drain current will result.

III. AUXILIARY MODEL

The core model accounts for the intrinsic device including high field mobility effects, particularly in terms of the altered saturation voltage due to velocity saturation of carriers. In this section, the auxiliary model is presented, which handles the modeling of small geometry and floating-body effects. The dynamic charge equations also form part of the auxiliary model, but due to space limitations, discussion of the dynamic model is outside the scope of this paper. The approach taken closely follows that used in the SUSOS model [18]. Charge nonconservation is avoided by modeling the transient currents as the time derivatives of the nodal charges, as shown in Fig. 5.




Fig. 5. Electrical large-signal equivalent network showing the time derivatives of nodal charges used to model the intrinsic transient currents.

A. Small Geometry Effects

The well-known short-channel and narrow-width effects are modeled via a modified body factor [23]

$$\gamma_{\text{eff}} = \gamma \cdot \left(1 - \frac{\Delta L}{L}\right) \cdot \left(1 + \frac{\Delta W}{W}\right)$$
(25)

where ΔL and ΔW are left as model parameters. The modified $\gamma_{\rm eff}$ is then used throughout in the evaluation of the surface potentials.

The drain-induced barrier lowering (DIBL) is frequently modeled via an empirical threshold shift relation [23]. As the STAG model is physically based, an effective flat-band voltage is introduced instead:

$$V_{\rm FBeff}^f = V_{\rm FB}^f - \frac{\sigma}{L} \cdot V_{\rm DS}. \tag{26}$$

The effect of channel length modulation (CLM) is modeled using a variant of the Klaasen model [32], [33], suitably modified to avoid numerical difficulties. An alternative linear " λ " model for CLM can also be used within STAG to facilitate fast parameter extraction at the expense of some accuracy.

B. Extrinsic Parasitics and Floating-Body Effects

Accurate modeling of floating-body behavior in dc, transient and small-signal simulations is essential for a PD SOI; in all three modes, the observable behavior will differ profoundly from familiar bulk characteristics [3], [7], [34]. Without a sound physical representation of the underlying phenomena, such accuracy cannot be achieved. Furthermore, since logic designs in particular are operated with floating-body devices [35], robustness and convergence performance under these conditions must be considered from the outset.

The equivalent circuit for the static part of the extrinsic parasitic components is shown in Fig. 6 alongside the channel current model. The impact ionization current is modeled by $I_{\rm Mdb}$ for normal operation and by $I_{\rm Msb}$ for the case $V_{\rm DS} < 0$. This arrangement ensures the symmetry of the model and at all times only one of $I_{\rm Mdb}$ and $I_{\rm Msb}$ will be nonzero. Assuming normal operation, the expression for $I_{\rm Mdb}$ is

$$I_{\text{Mdb}} = I_{\text{CH}} \left[\frac{\alpha_0}{\beta_0} V_m \cdot \exp\left(-\frac{l_m \cdot \beta_0}{V_m}\right) \right]$$
 (27)




Fig. 6. Extrinsic elements to the static model.

$$V_m = V_{\rm DS} - \eta(\psi_{\rm sLsat} - \psi_{s0}) \tag{28}$$

where α_0 and β_0 are the impact ionization constants, l_m is the length of the impact ionization region, and η is an empirical model parameter used to compensate for errors in the approximation of the lateral field. V_m and l_m are limited to ensure that impact ionization disappears smoothly in the linear region.

The body–source and body–drain junction diodes are modeled by $I_{\rm bs}$ and $I_{\rm bd}$ respectively. However, they also form part of the Ebers–Moll model used to account for the lateral parasitic bipolar transistor effect. The expression used for the body–source junction is

$$I_{\text{bs}} = \underbrace{I_s \left[\exp\left(\frac{V_{\text{bs}}}{\eta_d \cdot \phi_t}\right) - 1 \right]}_{I_{\text{bsdiff}}} + \underbrace{I_{s1} \left[\exp\left(\frac{V_{\text{bs}}}{\eta_{d1} \cdot \phi_t}\right) - 1 \right]}_{I_{\text{bsrcc}}}.$$
(29)

The first term models the normal diffusion current mechanism of the diode and the second term accounts for low-level recombination. I_s and I_{s1} can be thought of as reverse biased leakage currents and η_d and η_{d1} are the ideality factors with $\eta_d \approx 1$ and $\eta_{d1} \approx 2$. A similar expression is used for the body–drain diode.

For analog design, the model only needs to indicate if the device is being operated in a regime where bipolar action is dominant. Thus the parasitic bipolar model in STAG acts merely as a warning mechanism and is not a breakdown model involving positive feedback [36]. A modified Ebers—Moll model is used based on the body—source and body—drain diodes, indicated within the dashed lines in Fig. 6. The expressions for the current sources are

$$I_{\text{BJTdb}} = \left(\frac{\beta_{\text{BJTeff}}}{\beta_{\text{BJTeff}} + 1}\right) I_{\text{bsdiff}}$$

$$I_{\text{BJTsb}} = \left(\frac{\beta_{\text{BJTeff}}}{\beta_{\text{BJTeff}} + 1}\right) I_{\text{bddiff}} \tag{30}$$

where $\beta_{\rm BJTeff}$ is the current gain of the bipolar junction transistor (BJT). It has been found that $\beta_{\rm BJTeff}$ exhibits an inverse square dependence on the channel length [37]; therefore STAG uses the following expression:

$$\beta_{\rm BJTeff} = \frac{\beta_{\rm BJT}}{L_{\rm eff}^2} \tag{31}$$

where $\beta_{\rm BJT}$ is a model parameter.




Fig. 7. Device heating model embedded within the STAG electrical model.

Note that although a body tie connection from the body region to a convenient reference node (usually the source) will, in principle, eliminate all anomalous behavior related to the body node, in reality there is always some series resistance. This resistance is technology, layout and indeed bias dependent, and major departures from expected characteristics can arise from its presence [8]. The present model version does not include this series resistance, since at the time of writing, no convenient description suitable for compact modeling has been proposed. If body tie layouts are used, an external resistance should be added based on specific characterization data.

IV. MODELING OF SELF-HEATING

To ensure the consistency and robustness of the model in both static and dynamic analysis modes, the thermal effects have been included directly in the formulation, rather than as a macro model or as a post-processing function.

A. Modeling of Device Temperature Rise

Although the temperature rise in a device is strictly a distributed effect, satisfactory results can be obtained by assuming a uniform average temperature rise. A simple electrical analog is used in the STAG model involving the basic Joule heating model

$$\Delta T = \left[I_{\text{CH}} \cdot V_{\text{DS}} + I_{\text{CH}}^2 (R_S + R_D) \right] \cdot R_T \tag{32}$$

where R_T is the device thermal resistance. As up to three thermal time constants have been observed [38], the heating model is implemented as shown in Fig. 7 with

$$R_T = R_{T0} + R_{T1} + R_{T2}. (33)$$

The temperature rise node is made an external node of the device, allowing both monitoring of each individual device temperature rise and also thermal coupling of the device to neighboring devices [39].

B. Thermal Effect on Physical Parameters

The STAG model implements dependence of threshold voltage, mobility, and carrier saturation velocity on the local device temperature. Being a physically based model, these three quantities should be sufficient to model the thermal dependence of the intrinsic device [13], [23].

1) Threshold Voltage: The thermal dependence of the measured device threshold is accounted for by the use of an effective flat-band voltage.

$$V_{\rm FBeff}^f = V_{\rm FB}^f - \frac{\sigma}{L} \cdot V_{\rm DS} + \chi_{\rm FB} \cdot \Delta T \tag{34}$$

where the shift due to DIBL is included for completeness.

2) Mobility: For a given temperature rise, this physical quantity has by far the most effect on the output characteristics of a device. It has been found that the surface mobility in a MOSFET varies as T^{-k} [40], with k reported between 1.4 to 1.8. In STAG, the mobility thermal dependence is written as

$$\mu_{0\text{th}} \equiv \mu_0(T) = \mu_0(T_{\text{amb}}) \cdot \left(1 + \frac{\Delta T}{T_{\text{amb}}}\right)^{-k}.$$
 (35)

k has been left as a model parameter in STAG, but it defaults to 1.5. There is some dependence of the vertical field mobility degradation on temperature, but this is weak and has been ignored

3) Carrier Saturation Velocity: In STAG, it is assumed that a saturation velocity has been found at $T_{\rm amb}$, being denoted by $v_{\rm sat0}$, and this value is related to the value used in the model by

$$v_{\text{sat}} = \frac{v_{\text{sat0}} \cdot \left[1 + 0.8 \exp\left(\frac{T_{\text{amb}}}{600}\right)\right]}{1 + 0.8 \exp\left(\frac{T_{\text{amb}} + \Delta T}{600}\right)}.$$
 (36)

This expression reflects the functional temperature dependency [40]. Note that in the modeling of velocity saturation effects, the mobility is also used [see last term in (20)] and therefore its thermal dependence must also be included as per Section IV-B-2.

C. Thermal Effect on Parasitic Components

The local temperature rise ΔT will affect the parameters of the parasitic components of the device as well as the intrinsic device. Investigations into the impact ionization current [18], [30], [41] indicate that the only parameter which exhibits a temperature dependence is β_0 . This dependence is linear and so the STAG model uses the following equation to incorporate this effect:

$$\beta_M = \beta_0 + \chi_\beta \cdot \Delta T \tag{37}$$

where χ_{β} is a model parameter. β_M is then substituted for β_0 in (27).

There are two quantities in the ideal diode equation which exhibit a temperature dependence. The obvious one is $\phi_t = kT/q$, and the other is the reverse saturation current $I_{\rm s}$ and $I_{\rm s1}$. It has been found [40] that

$$I_s \sim T^{(3+p/2)} \cdot \exp\left(-\frac{E_g}{kT}\right)$$
 (38)

where p is a constant as specified in [40]. At normal operating temperatures however, the exponential term dominates, and hence the STAG model uses a simple exponential temperature dependence.




Fig. 8. Drain current characteristics for $V_{\rm GIS}=2,\,3,\,4$ and 5 V of a 0.7- μ m body-tied device. Measured values are shown as circles, simulated values as solid lines.




Fig. 9. Drain-current characteristics for $V_{\rm GFS}=2$, 3, 4 and 5 V of a 0.7- μ m floating-body device. Measured values are shown as circles, simulated values as solid lines. The poor fit for $V_{\rm GFS}=5$ V is discussed in the text.

V. MODEL EVALUATION

Several commercial processes have been used in the course of evaluating the performance of the model and its applicability. Unless otherwise stated, results presented here are from a commercial 0.7- μ m process. A single parameter set, optimized over a range of channel lengths, was used to produce all the simulation results for this process. Owing to space considerations, results for just a single channel length of 0.7- μm are presented here. In some cases, the matching of simulation data to measurements could have been further improved by using a parameter set optimized specifically for each channel length. Furthermore, because our model is intended for use in analog applications, we have focused on obtaining good data matching for typical analog operating conditions. Accurate simulation at higher gate biases is less of a priority, and this is reflected in the less precise fit observed in some of the results at high gate biases. Due to time constraints, the simple λ model has been used to account for the effect of channel length modulation.




Fig. 10. Drain conductance for $V_{\rm GFS}=2$, 3, 4 and 5 V of a 0.7- μ m body-tied device. Measured values are shown as circles, simulated values as solid lines. Inset shows expanded view.

Floating Body Output Conductance, L=0.7um




Fig. 11. Drain conductance for $V_{\rm GfS}=2,\,3,\,4$ and 5 V of a 0.7- μ m floating-body device. Measured values are shown as circles, simulated values as solid lines. Inset shows expanded view.

Drain Voltage (V)

A. Device Simulations

5.0E-4

0.0E+0

0

Simulations of drain current versus drain and gate bias are compared with measured data; Fig. 8 shows body-tied results, while Fig. 9 shows the corresponding data with the body left floating. The results show some of the shortcomings in the auxiliary model; the bipolar model implemented does not predict the onset of breakdown, and the simple CLM model lacks accuracy around saturation for higher gate biases in the floating-body case. However, the onset of kink is quite well predicted, as is the magnitude of the current step and its attenuation at high biases due to self-heating. Similar comparisons are made for the drain conductance obtained under identical conditions. The drain conductance is smooth and continuous, as can be seen from Figs. 10 and 11. Negative conductance at high drain currents, the result of self-heating, is correctly simulated.

Subthreshold characteristics at both low and high drain biases show excellent agreement when the body is tied to source, as shown in Fig. 12. The anomalous subthreshold slope which occurs when the body is left floating is reproduced in qualitative




Fig. 12. Subthreshold current for $V_{\rm DS}=25$ mV and 2 V of a 0.7- μ m body-tied device. Measured values are shown as circles, simulated values as solid lines




Fig. 13. Subthreshold current for $V_{\rm DS}=25$ mV and 2 V of a 0.7- μ m floating-body device. Measured values are shown as circles, simulated values as solid lines.

terms, as can be seen from Fig. 13. However, sensitivity to the extracted impact ionization parameters is relatively strong and these parameters would require further optimization in order to produce a more accurate fit in this region.

Because the body node is externally accessible, body current may be directly observed in simulation. Comparisons between simulated and measured data are shown in Fig. 14. Good agreement is observed, with emphasis placed on results at low gate biases for analog circuit design. Another important modeling issue is the body effect, which causes a threshold shift with changing body–source voltage. This is of particular relevance to PD SOI devices, since the body–source junction can become forward biased under certain conditions [36]. From Fig. 15, it can be seen that the model can account physically for the body effect, and provides a good fit to the measured data.

The frequency dependence of floating-body effects [7] should also be reproducible in simulation. Fig. 16 shows how the frequency-dependent roll-off of the small-signal drain conductance in the kink region can be accurately simulated. Due to the un-




Fig. 14. Body current for $V_{\rm GRS}=2,\,3,\,4$ and 5 V of a 0.7- μ m body-contacted device. Measured values are shown as circles, simulated values as solid lines.




Fig. 15. Drain current versus gate voltage for $V_{\rm bs}=0,\,0.2,\,0.4$ and 0.6 V, for a 5- μ m body-contacted device. Measured values are shown as circles, simulated values as solid lines.




Fig. 16. Small-signal drain conductance versus drain voltage for $V_{\rm GIS}=0.9$ V, over a frequency range of 10 Hz to 1 MHz. A 0.5- μ m floating-body device was used. Measured values are shown as circles, simulated values as solid lines.

availability of measured ac data for the standard 0.7- μ m process, comparison is made with a commercial 0.35- μ m process instead.






Fig. 17. Output of five-stage floating-body ring oscillator (solid line) and voltage at internal output node of second-stage inverter (dashed line). The circuit was designed in a 0.7- μ m technology.

2.5

2.0



floating-body ring oscillator.



B. Circuit Simulations

The model has been used extensively, both for investigations into physical behavior [14], and for full chip designs, including continuous-time filters and switched-capacitor $\Sigma\Delta$ A/D converters [42]. Some of the important capabilities of the model are highlighted here, using simulations and measurements of small circuit cells. Robust convergence, floating-body behavior and transient self-heating capabilities are demonstrated using a fivestage current-controlled ring oscillator fabricated in a 0.7- μm technology. Fig. 17 shows the simulated output from start-up, observable via a buffer stage. Note that although all transistors have floating-body nodes, and all have self-heating calculation enabled, simulation of the ring is possible in the standard public-domain SPICE3 simulator, without need for node-setting or specifying initial conditions. Fig. 18 shows the corresponding body potentials of the n- and p-channel transistors in

Fig. 19. Simulated temperature rise in one of the nMOS devices in the inverter ring of five-stage and 51-stage ring oscillators, for a bias current of 500 μ A.

5-stage ring

0.8

one of the inverters in the ring. Excursions beyond the power rails due to charge pumping are clearly evident. Fig. 19 shows the evolution of the channel temperatures of the same n-channel device versus time. The results for a simulated 51-stage oscillator are also provided for comparison. Devices can be seen to heat quickly during transitions and cool more gradually when no current flows, although the absolute temperature rise within the circuit is quite modest.

To demonstrate the small-signal capabilities, results are presented for a single-stage amplifier (fabricated in the same technology) having a low load resistance ac coupled to the output. Prior to high-frequency roll-off, the gain is seen to rise slightly with frequency, due to the reduction in the influence of self-heating on the transconductance (see Fig. 20). STAG's




Fig. 20. Measured and simulated open-loop small-signal gain versus frequency of an amplifier stage with a resistive load of 1.8 k Ω . The circuit was designed in a 0.7- μ m technology.

embedded thermal model is able to correctly predict this unusual trend [43].

VI. CONCLUSION

A partially depleted SOI CMOS compact model suitable for the simulation of analog circuits has been presented. Floating-body and self-heating effects have been included from the outset in a consistent and robust fashion, thus providing insight into the impact of these phenomena in all analysis modes. The body node may be used connected directly to source, or via a series resistance, or left floating, without prejudicing convergence. Under such conditions, predictions of the body potential during circuit operation may be observed. Similarly, the external thermal node may be used as an observation point for internal channel temperature during circuit operation, or may be connected via a thermal impedance to heat sources in other adjacent devices, thereby facilitating the modeling of thermal coupling. Particular attention has been paid to model continuity and robustness; this is borne out in the evaluation of the model comparing simulations against fabricated circuits, since node-setting and other such aids to initial convergence are seldom required.

REFERENCES

- K. Shimomura et al., "A 1V 46ns 16Mb SOI-DRAM with body control technique," in *ISSCC Dig. Tech. Papers*, San Francisco, CA, Feb. 1997, pp. 68–69.
- [2] G. Shahidi, A. Ajmera, F. Assaderaghi, E. Leobandung, D. Sankus, W. Rausch, D. Schepis, L. Wagner, K. Wu, and B. Davari, "Non-fully depleted SOI technology for digital logic," in *Proc. ISSC Conf.*, 1999.
- [3] J. Tihanyi and H. Schlotterer, "Properties of EFSI MOS transistors due to the floating substrate and the finite volume," *IEEE Trans. Electron Devices*, vol. ED-22, pp. 1017–1023, 1975.
- [4] F. Assaderaghi et al., "History dependence of non-fully depleted (NFD) digital SOI circuits," in Proc. IEEE/JSAP Symp. VLSI Technology, Honolulu, HI, June 1996, pp. 122–123.
- [5] D. Suh and J. G. Fossum, "A physical charge-based model for non-fully depleted SOI MOSFETs and its use in assessing floating-body effects in SOI CMOS circuits," *IEEE Trans. Electron Devices*, vol. 42, pp. 728–737, Apr. 1995.
- [6] R. A. Schiebel, T. W. Houston, R. Rajgopal, and K. Joyner, "A study of floating-body effects on inverter chain delay," in *Proc. IEEE Int. SOI Conf.*. Tuscon, AZ, Oct. 1995, pp. 125–126.

- [7] R. Howes and W. Redman-White, "A small-signal model for the frequency-dependent drain admittance in floating-substrate MOSFETs," IEEE J. Solid-State Circuits, vol. 27, pp. 1186–1193, Aug. 1992.
- [8] C. F. Edwards, B. M. Tenbroek, M. S. L. Lee, W. Redman-White, and M. J. Uren, "The effect of body contact series resistance on SOI CMOS amplifier stages," *IEEE Trans. Electron Devices*, vol. 44, pp. 2290–2294, Dec. 1997.
- [9] S. Cristoloveanu and A. S. Li, Electrical Characterization of Silicon-on-Insulator Materials and Devices. Norwood, MA: Kluwer, 1995.
- [10] L. J. McDaid, S. Hall, P. H. Mellor, W. Eccleston, and J. C. Alderman, "Physical origin of negative differential resistance in SOI transistors," *Electron. Lett.*, vol. 25, no. 13, pp. 827–828, June 1989.
- [11] J. Gautier, K. A. Jenkins, and J. Y. C. Sun, "Body-charge-related transient effects in floating-body SOI MOSFETs," in *Proc. IEEE Int. Electron Device Meeting*, Washington, D.C., Dec. 1995, pp. 623–626.
- [12] M. Berger and G. Burbach, "Thermal time constants in SOI MOSFETs," in *Proc. IEEE Int. SOI Conf.*, Vale Valley, CO, 1991, pp. 24–25.
- [13] B. M. Tenbroek, M. S. L. Lee, W. Redman-White, R. J. T. Bunyan, and M. J. Uren, "Self-heating effects in SOI MOSFETs and their measurement by small-signal conductance techniques," *IEEE Trans. Electron Devices*, vol. 43, pp. 2240–2248, Dec. 1996.
- [14] B. M. Tenbroek, M. S. L. Lee, W. Redman-White, R. J. T. Bunyan, and M. J. Uren, "Impact of self-heating and thermal coupling on analog circuits in SOI CMOS," *IEEE J. Solid-State Circuits*, vol. 33, pp. 1037–1046, July 1998.
- [15] S. Veeraraghavan, "Modeling small-geometry silicon-on-insulator transistors for device and circuit computer-aided design," Ph.D. dissertation, Univ. of Florida, Gainesville, 1988.
- [16] BSIM3SOI V1.0 Manual, Dept. of Elect. Eng. and Comput. Sci., Univ. of California, Berkeley, Sept. 1997.
- [17] A. R. Boothroyd, S. W. Tarasewicz, and C. Slaby, "MISNAN—A physically based continuous MOSFET model for CAD applications," *IEEE Trans. Computer Aided Design*, vol. 10, pp. 1512–1529, Dec. 1991.
- [18] R. Howes, W. Redman-White, K. G. Nichols, P. J. Mole, M. J. Robinson, and S. Bird, "A SOS MOSFET model based on calculation of the surface potential," *IEEE Trans. Computer Aided Design*, vol. 13, pp. 494–506, Apr. 1994.
- [19] K. Joardar, K. K. Gullapalli, C. C. McAndrew, M. E. Burnham, and A. Wild, "An improved MOSFET model for circuit simulation," *IEEE Trans. Electron Devices*, vol. 45, pp. 134–148, Jan. 1998.
- [20] R. Langvelde, A Compact MOSFET Model for Distortion Analysis in Analog Circuit Design. Eindhoven, The Netherlands: University Press, 1998.
- [21] B. M. Tenbroek, "Characterization and parameter extraction of silicon-on-insulator MOSFETs for analog circuit modeling," Ph.D. dissertation, Univ. of Southampton, Southampton, U.K., Nov. 1997.
- [22] H. K. Lim and J. G. Fossum, "Current-voltage characteristics of thin-film SOI MOSFETs in strong inversion," *IEEE Trans. Electron Devices*, vol. 31, pp. 401–408, Apr. 1984.
- [23] N. Arora, MOSFÉT Models for VLSI Circuit Simulation, Computational Microelectronics. Wien, Austria: Springer-Verlag, 1993.
- [24] Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
- [25] M. S. L. Lee, "Compact modeling of partially depleted silicon-on-insulator MOSFETs for analog circuit simulation," Ph.D. dissertation, Univ. of Southampton, Southampton, U.K., 1997.
- [26] S. Yu, A. F. Franz, and T. G. Mihran, "A physical parametric transistor model for CMOS circuit simulation," *IEEE Trans. Computer-Aided Design*, vol. CAD-7, pp. 1038–1052, 1988.
- [27] H. J. Park, P. K. Ko, and C. Hu, "A charge sheet capacitance model of short-channel MOSFETs for SPICE," *IEEE Trans. Computer-Aided Design*, vol. CAD-10, pp. 376–389, 1991.
 [28] C. Turchetti and G. Masetti, "A CAD-oriented analytical MOSFET
- [28] C. Turchetti and G. Masetti, "A CAD-oriented analytical MOSFET model for high-accuracy applications," *IEEE Trans. Computer-Aided Design*, vol. CAD-3, pp. 117–122, 1984.
- [29] N. D. Arora, R. Rios, C. L. Huang, and K. Raol, "PCIM: A physically based continuous short-channel IGFET model for circuit simulation," *IEEE Trans. Electron Devices*, vol. 41, pp. 988–997, June 1994.
- [30] Y. Cheng and T. A. Fjeldly, "Unified physical I-V model including self-heating effect for fully depleted SOI/MOSFETs," *IEEE Trans. Electron Devices*, vol. 43, pp. 1291–1296, Aug. 1996.
- [31] A. E. Parker, "Implementing high-order continuity and rate dependence in SPICE models," *IEE Proc. G—Circuits, Devices and Systems*, vol. 141, no. 4, pp. 251–257, 1994.
- [32] F. M. Klaassen, P. T. J. Biermans, and R. M. D. Velghe, "The series resistance of submicron MOSFETs and its effect on their characteristics," in *Proc. Eur. Solid-State Device Research Conf.*, 1988, pp. 257–260.
- [33] H. C. de Graaf and F. M. Klaassen, Compact Transistor Modeling for Circuit Design, Computational Microelectronics. Wien; New York: Springer-Verlag, 1990.

- [34] A. Wei, M. J. Sherony, and D. A. Antoniadis, "Transient behavior of the kink effect in partially-depleted SOI MOSFETs," *IEEE Electron Device Lett.*, vol. 16, pp. 494–496, Nov. 1995.
- [35] D. Allen, A. Aipperspach, D. Cox, N. Phan, and S. Storino, "A 0.20-μm 1.8-V SOI 550-MHz 64-b PowerPC microprocessor with Cu interconnects," in *Proc. ISSC Conf.*, 1999, pp. 438–439.
- [36] J.-P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI. Norwood, MA: Kluwer, 1991.
- [37] J. Chen, F. Assaderaghi, P.K. Ko, and C. Hu, "The enhancement of gate-induced-drain-leakage (GIDL) current in short-channel SOI MOSFET and its application in measuring lateral bipolar current gain β," *IEEE Electron Device Lett.*, vol. 13, pp. 572–574, Nov. 1992.
 [38] A. L. Caviglia and A. A. Iliadis, "Linear dynamic self-heating in SOI
- [38] A. L. Caviglia and A. A. Iliadis, "Linear dynamic self-heating in SOI MOSFETs," *IEEE Electron Device Lett.*, vol. 14, pp. 133–135, Mar. 1993.
- [39] B. M. Tenbroek, M. S. L. Lee, W. Redman-White, C. F. Edwards, R. J. T. Bunyan, and M. J. Uren, "Measurement and simulation of self-heating in SOI CMOS analog circuits," in *Proc. IEEE Int. SOI Conf.*, Fish Camp, CA, Oct. 1997, pp. 156–157.
- [40] S. M. Sze, Physics of Semiconductor Devices, 2nd ed. New York: Wiley, 1981.
- [41] R. Howes, "Modeling and simulation of silicon-on-sapphire MOSFETs for analog circuit design," Ph.D. dissertation, Univ. of Southampton, Southampton, U.K., Aug. 1991.
- [42] W. Redman-White, C. Easson, J. Benson, R. L. Rabe, and M. J. Uren, "A ΣΔ modulator with extended supply voltages in 0.8-μm SOI CMOS for direct ground referred instrumentation interfacing," in *Proc. Eur. Solid* State Circuits Conf., 1999, pp. 322–325.
- [43] B. M. Tenbroek, M. S. L. Lee, W. Redman-White, C. F. Edwards, M. J. Uren, and R. J. T. Bunyan, "Drain current mismatch in SOI CMOS current mirrors and D/A converters due to localized internal and coupled heating," in *Proc. Eur. Solid State Circuits Conf.*, Southampton, U.K., Sept. 1997, pp. 276–279.



Mike S. L. Lee received the degree in mathematics from the University of Cambridge, Cambridge, U.K., in 1989. After briefly working in insurance risk analysis, he received the M.Sc. degree in microelectronic systems design from the University of Southampton, Southampton, U.K., in 1991. He received the Ph.D. degree from the University of Southampton in 1997.

From 1991 to 1998, he was a Researcher at the Microelectronics Centre, University of Southampton. From 1998 to 1999, he was with National Semiconductors, Santa Clara, CA, where he was involved in

deep-submicron device characterzation. He is now with AMD Semiconductors, Sunnyvale, CA, working on digital IC design.



William Redman-White (M'83) received the B.Sc. degree from Exeter University, Exeter, U.K., in 1974, and the M.Sc. and Ph.D. degrees from Southampton University, Southampton, U.K., in 1980 and 1983, respectively.

While maintaining a continuing academic activity, he has worked extensively in the semiconductor industry. From 1984 to 1990, he was a part-time Design Consultant for GEC Research, London, U.K., working on projects including silicon-on-sapphire design. During 1989, he was with Motorola, Switzer-

land, and since 1990, he has been with Philips Semiconductors, Southampton, where he acts as Analog Design Consultant for advanced consumer IC projects. His research interests are centered on analog and mixed-signal design issues, spanning data conversion, filtering, circuit design for space environments, and characterization and modeling of SOI CMOS.

Dr. Redman-White is a member of the IEE.



James Benson received the B.Sc. degree in physics from Leicester University, Leicester, U.K., in 1994, and the M.Sc. degree in semiconductor science and technology from Imperial College, London, U.K., in 1995

Since 1997, he has been a Researcher at the Microelectronics Centre, Southampton University, Southampton, where his research interests include the modeling and characterization of silicon-on-insulator MOSFETs. From 1995 to 1997, he was with Philips Semiconductors, Southampton, U.K.

Mr. Benson is a member of the Institute of Physics.



Bernard M. Tenbroek (M'94) was born in The Netherlands in 1969. He received the M.Sc. degree in electronic engineering from the University of Twente, The Netherlands, in 1993. He received the Ph.D. degree from the University of Southampton, U.K., in 1997 for his work on the characterization of SOI MOSFETs.

While working toward the M.Sc. degree, he worked for four months at the Telkom Development Institute, Pretoria, South Africa. From 1993 to 1998, he was a Researcher at the Microelectronics Centre,

University of Southampton, U.K., on compact modeling and characterization of SOI MOSFETs and analog circuit design in SOI MOSFETs technologies, with a particular interest in self-heating and floating-body effects. Since 1998, he has been a Member of Technical Staff with AKM DesignTek, San Diego, CA, working on mixed-signal IC design.



Michael J. Uren received the B.A. degree in natural sciences (experimental physics) in 1978, and the Ph.D. for his research on electrical and magnetic studies of silicon inversion layers, both from the University of Cambridge, Cambridge, U.K.

He carried out postdoctoral work at IBM, Yorktown Heights, NY, on infrared spectroscopy of MOSFETs before joining the Silicon Division at DERA, Malvern, U.K. (formerly RSRE) in 1982, where he is now a Division Fellow. His research career has spanned work on CHEMFETs, porous

silicon formation layers mechanisms and divices, SOI devices and reliability, and in particular, telegraph noise, 1/f noise, and MOS oxide physics. His current research interests lie mainly in the area of wide bandgap materials and devices. He is the Manager for the DERA Silicon Carbide Programme.

Dr. Uren is a Fellow of the Institute of Physics.