0% found this document useful (0 votes)
48 views

202 Multilayer AHB Busmatrix

This document discusses the design of a flexible arbiter for the multilayer advanced high-performance bus (ML-AHB) bus matrix to support nine possible arbitration schemes based on three priority policies and three data multiplexing modes. The proposed self-motivated arbiter selects the optimal arbitration scheme based on priority levels and desired transfer lengths from masters to maximize performance. The arbiter is implemented using Verilog HDL and can be used in systems-on-chip applications involving SRAM or processors.

Uploaded by

Zuñiga Armando
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
48 views

202 Multilayer AHB Busmatrix

This document discusses the design of a flexible arbiter for the multilayer advanced high-performance bus (ML-AHB) bus matrix to support nine possible arbitration schemes based on three priority policies and three data multiplexing modes. The proposed self-motivated arbiter selects the optimal arbitration scheme based on priority levels and desired transfer lengths from masters to maximize performance. The arbiter is implemented using Verilog HDL and can be used in systems-on-chip applications involving SRAM or processors.

Uploaded by

Zuñiga Armando
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3

Implementation of a Self-Motivated Arbitration Scheme for the Multilayer AHB Bus Matrix

ABSTRACT

The multilayer advanced high-performance bus (ML-AHB) busmtrix employs slave-side arbitration. Slave-side arbitration is different from master-side arbitration in terms of request and grant signals since, in the former, the master merely starts a burst transaction and waits for the slave response to proceed to the next transfer. Therefore, in the former, the unit of arbitration can be a transaction or a transfer. However, the ML-AHB busmatrix of ARM offers only transfer-based fixed-priority and roundrobin arbitration schemes. In this paper, the design a flexible arbiter for the ML-AHB busmatrix to support three priority policiesfixed priority, round robin, and dynamic priorityand three data multiplexing modes transfer, transaction, and desired transfer length. In total, there are nine possible arbitration schemes. The proposed arbiter, which is self-motivated (SM), selects one of the nine possible arbitration schemes based upon the priority-level notifications and the desired transfer length from the masters so that arbitration leads to the maximum performance. In this project, a flexible arbiter based on the SM arbitration scheme for the ML-AHB busmatrix will be designed and also arbiter should supports three priority policies-fixed priority, round-robin, and dynamic priority-and three approaches to data multiplexing- transfer, transaction, and desired transfer length; in other words, there are nine possible arbitration schemes. In addition, the SM arbiter design should selects one of the nine possible arbitration schemes based on the priority-level notifications and the desired transfer length from the masters to allow the arbitration to lead to the maximum performance.

Head office: 2nd floor, Solitaire plaza, beside Image Hospital, Ameerpet, Hyderabad
www.kresttechnology.com, E-Mail : krestinfo@gmail.com , Ph: 9885112363 / 040 44433434

ADVANTAGES: 1) This design can adjust the processed data unit; 2) It changes the priority policies during runtime 3) It is easy to tune the arbitration scheme according to the characteristics of the target application.

APPLICATION: Since it is an IP block, it can be used in any kind of SOC Application. The application can be listed as follows. SRAM Processor

LANGUAGE USED: Verilog HDL

TOOLS REQUIRED: MODELSIM Simulation Xilinx--Synthesis

Head office: 2nd floor, Solitaire plaza, beside Image Hospital, Ameerpet, Hyderabad
www.kresttechnology.com, E-Mail : krestinfo@gmail.com , Ph: 9885112363 / 040 44433434

Head office: 2nd floor, Solitaire plaza, beside Image Hospital, Ameerpet, Hyderabad
www.kresttechnology.com, E-Mail : krestinfo@gmail.com , Ph: 9885112363 / 040 44433434

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy