DC Power Line Communication Based On Power/Signal Dual Modulation in Phase Shift Full Bridge Converters
DC Power Line Communication Based On Power/Signal Dual Modulation in Phase Shift Full Bridge Converters
Abstract – For intelligent DC distributed power systems, data In a DC-DPS, a number of different generation, storage and
communication plays a vital role in system control and device consumption devices are connected to a common DC bus [5].
monitoring. To achieve communication in a cost effective way, Related topics including distributed generation (DG) [6-9],
power/signal dual modulation (PSDM), a method that integrates high voltage DC systems (HVDC) [10-12] and micro grids
data transmission with power conversion, can be utilized. In this
paper, an improved PSDM method using phase shift full bridge
(MG) [13-15] are the combination of some or all of the
(PSFB) converter is proposed. This method introduces a phase components mentioned above, and have been widely
control based freedom in the conventional PSFB control loop to discussed. Possible DC-DPS are shown in Fig.1. In these
realize communication using the same power conversion circuit. systems, two schemes are commonly used for DC bus voltage
In this way, decoupled data modulation and power conversion are regulation: master-slave control and droop control [16-19]. In
realized without extra wiring and coupling units, and thus the master-slave control, the master converter regulates the DC
system structure is simplified. More importantly, the signal bus voltage via a communication link, and dependent upon the
intensity can be regulated by the proposed perturbation depth, speed and reliability of the communication link. In
and so this method can adapt to different operating conditions. conventional droop control, the relationship between voltage
Application of the proposed method to a DC distributed power
system composed of several PSFB converters is discussed. A 2kW
and current is determined by fixed droop characteristic, such
prototype system with an embedded 5kbps communication link that the total power is balanced without communication.
has been implemented, and the effectiveness of the method is However, the DC bus voltage shifts in different conditions,
verified by experimental results. depending on the location of the converters and the length of
the wire. To increase the accuracy of the DC bus voltage
Index Terms – DC distributed power system, power line control, low speed communication is incorporated into the
communication, power/signal dual modulation, phase shift full improved droop control. Consequently, data communication is
bridge essential to build a high performance DC-DPS.
(a)
PV PV PV
I. INTRODUCTION Storage
During the past decades, distributed power systems (DPS) Step-Up Step-Up Step-Up Bidirectional
have experienced substantial development. The driving force Converter Converter Converter Converter
Manuscript received September 10, 2015; revised December 13, 2015; DC/DC DC
Central
accepted Feb 3, 2016. This work is supported by the National Nature Science Controller
Converter Load
Foundation of China under Grants 61174157, 51577170 and Lite-On Power Consumption
Electronics Technology Research Fund. (b)
(c)
Copyright (c) 2016 IEEE. Personal use of this material is permitted.
However, permission to use this material for any other purposes must be Fig.1 Structures of different DC power system: (a) DG, (b) HVDC and
obtained from the IEEE by sending a request to pubs-permissions@ieee.org. (c)Micro Grid.
J. Du, J. Wu, R. Wang, and X. He are with the College of Electrical Conventionally, wired communication technologies such as
Engineering, Zhejiang University, Hangzhou 310027, China (e-mail: CAN and RS-485, have been widely used and proved to be
eedujin@zju.edu.cn; eewjd@zju.edu.cn; rui_chi@163.com; hxn@zju.edu.cn ).
Z. Lin is with the Electrical, Electronic and Power Engineering of the
reliable solutions. However, additional communication cable
Aston University, Birmingham, U.K. (e-mail: z.lin@ieee.org ). increases installation cost and system complexity. In recent
years, wireless communication methods, such as Wi-Fi and systems, signal coupling circuits, which increases the system
Zigbee, have been applied in control systems. It is attractive to complexity and cost, are employed to inject high frequency
eliminate additional communication cable. However, the carrier into the power line. The principle of the PSDM method
reliability of wireless communication is often doubted, is to utilize the intrinsic harmonic produced by power
because it is susceptible to environment and vulnerable to electronic converter as data carrier. Thus, data modulation can
attack. be achieved without the coupling units in conventional PLC.
Power line communication (PLC), which does not require Phase shift full bridge (PSFB) is a popular topology which
additional communication cables, is a popular approach in AC has been widely applied in DC-DPS. By taking the advantage
system. In [20], a PLC-based communication architecture for of intrinsic capacitor and leakage inductance, zero voltage
an LVDC system is presented, which employs high frequency switch (ZVS) can be realized to improve the efficiency. The
(HF) PLC for monitoring, control and protection. It circuit model and control strategy have been analysed
demonstrates that PLC is applicable to DC-DPS. However, comprehensively [23-26].
according to European CENELEC standard EN 50065, narrow A typical circuit structure and digital control scheme of a
band PLC (NB-PLC) is used for remote control and the carrier PSFB converter are shown in Fig.2, and the key waveforms
frequency of HF PLC is beyond the limitation of the standard. are shown in Fig.3. This circuit is controlled by a digital signal
For NB-PLC applied in a DC system, there are two processor (DSP), in which two PWM generator modules are
constrains. First, the spectrum overlaps with the harmonics assigned to the leading leg and lagging leg respectively,
produced by power electronic converters, and consequently producing four gate drive signals. In this section, the methods
communication is vulnerable to the switching frequency noise. of inserting information into PWM signal but without
Second, the capacitance of the DC bus is large, varying from influencing the power output are discussed in detail.
10 µF to several mF, and so relatively high power coupling iL iout
circuits are required. Overall, the application of NB-PLC in S1 Cp1 S3 Cp3 Ds1 Ds3 Lo
Llk T
DC-DPS is a challenge [21]. uin ip r
uout
The power/signal dual modulation (PSDM) concept up us
Co Ro
proposed in [22] provides possible method of achieving NB- Cp2
n1:n2
PLC in DC-DPS. It embeds signals into power conversion by S2 S4
Cp4 Ds2 Ds4
shifting the frequency of the switching power supply intrinsic Power Circuit
harmonic. However, this method is based on basic PWM
ug1 ug2 ug3 ug4
converters, and the signal intensity cannot be regulated. Ki Kv
PLC approach based on PSDM is proposed in this paper. This Driving Generation Power Regulation Vref
method utilizes another freedom in conventional power Fig.2 Topology of PSFB converter.
control loop of the PSDM converter, to embed data φA
Carrier
modulation into power conversion. Two theoretically distinct A
modulation strategies, which are frequency-based and phase- de
based respectively, are studied and compared. Then the Carrier
B
proposed phase modulation is analysed in details. In addition, φB ug1 ug2
the concept of perturbation depth is proposed to describe the PWM_A
signal intensity regulation. The proposed method has the
ug3 ug4
merits of decoupled control, adjustable signal intensity and PWM_B
simplified hardware, and it has been verified by simulation
and prototype experiment. up
Primary
This paper is arranged as follow. The classification and side
evaluation of the modulation methods are presented in Section
II. The principle of the phase modulation is analysed in detail us iL
in Section III. Simulation verification and prototype Secondary
side
experiment are shown in Section IV. Finally, conclusions are
given in Section V. Fig.3 Key waveforms of PSFB converter.
In general, a triangular carrier is employed in PSFB circuit.
II. CLASSIFICAITON AND EVALUATION OF MODULATION The normalized triangular waveform is defined as
METHODS (𝑡𝑡 𝑀𝑀𝑀𝑀𝑀𝑀 2𝜋𝜋)
(0 ≤ (𝑡𝑡 𝑀𝑀𝑀𝑀𝑀𝑀 2𝜋𝜋) < 𝜋𝜋)
𝜋𝜋
𝑢𝑢𝑡𝑡𝑡𝑡𝑡𝑡 (𝑡𝑡) = � (𝑡𝑡 𝑀𝑀𝑀𝑀𝑀𝑀 2𝜋𝜋)
. (1)
In conventional power electronics converters, high 2− (𝜋𝜋 ≤ (𝑡𝑡 𝑀𝑀𝑀𝑀𝑀𝑀 2𝜋𝜋) < 2𝜋𝜋)
𝜋𝜋
frequency harmonics at frequency up to several hundreds of
kilohertz, are considered useless, and introduce negative In a digital PWM module, the virtual waveform of a typical
effects including decreased the power quality, degraded EMC triangular carrier uc can be expressed as
and so on. However, high frequency signal can be utilized as
𝑢𝑢𝑐𝑐 (𝑡𝑡) = 𝑢𝑢𝑡𝑡𝑡𝑡𝑡𝑡 (2𝜋𝜋𝜋𝜋𝜋𝜋 + 𝑝𝑝) (2)
data carrier. In conventional power line communication
where f and p are frequency and phase angular of the carrier In a binary FSK strategy for example, the circuit operates at
respectively. These two parameters can be controlled. The frequency f1 or f2 decided by the data to be sent. The
other essential parameter is duty cycle d, which is set modulated carrier can be expressed as
constantly to 1/2 by comparing the carrier wave with a DC 𝑢𝑢 (2𝜋𝜋𝑓𝑓1 𝑡𝑡), when sending data ′𝟎𝟎′
reference set at 1/2. 𝑢𝑢𝑐𝑐 (𝑡𝑡) = � 𝑡𝑡𝑡𝑡𝑡𝑡 (9)
𝑢𝑢𝑡𝑡𝑡𝑡𝑡𝑡 (2𝜋𝜋𝑓𝑓2 𝑡𝑡), when sending data ′𝟏𝟏′
Suppose the parameters in the two PWM modules
corresponding to the leading leg and lagging leg are fA, dA, φA In this way, data is injected into the converter. Rectified by
and fB, dB, φB respectively. It is required a bridge in the secondary side, the circuit outputs a DC voltage
with FSK modulated ripple, whose fundamental harmonic is
𝑓𝑓𝐴𝐴 = 𝑓𝑓𝐵𝐵 = 𝑓𝑓 (3)
twice the carrier frequency. The fundamental harmonic of this
𝑑𝑑𝐴𝐴 = 𝑑𝑑𝐵𝐵 = 0.5 (4) DC voltage ripple is
𝜑𝜑𝐵𝐵 − 𝜑𝜑𝐴𝐴 = 𝑑𝑑𝑒𝑒 𝜋𝜋 ( 0 < 𝑑𝑑𝑒𝑒 < 1) 𝐴𝐴 sin 2𝜋𝜋 ∗ 2𝑓𝑓1 𝑡𝑡, when sending data ′𝟎𝟎′
(5) 𝑓𝑓𝑠𝑠 (𝑡𝑡) = � 1 (10)
𝐴𝐴2 sin 2𝜋𝜋 ∗ 2𝑓𝑓2 𝑡𝑡, when sending data ′𝟏𝟏′
where de𝝅𝝅 is the phase shift between the leading leg and
lagging leg, and which regulates the output ratio of voltage By adopting appropriate communication protocol, data can
pulse. The output voltage of the PSFB circuit is be modulated and transmitted.
𝑈𝑈𝑜𝑜𝑜𝑜𝑜𝑜 = 𝑛𝑛𝒅𝒅𝒆𝒆 𝑼𝑼𝒅𝒅𝒅𝒅 (6)
B. Phase shift modulation
where n is turns ratio of transformer Tr , and Udc is the input
voltage. Phase shift keying (PSK) is a common method for data
Eqn. (3)-(5) are basic equations for the control of power modulation. In a PSFB converter, the differential phase is
conversion in a conventional PSFB circuit. However, in these relevant to power regulation, but the common phase can be
equations, two freedoms can be exploited to transmit modulated independently to implement data communication.
information, which will not affect power conversion. It is clear In such a scheme, the PWM carrier is no longer a pure
that the carrier frequency f can be a variable in order to embed triangular wave. To ensure the independence of power
signal. Eqn. (5) indicates that the relative phase between the regulation and data communication, it is required that
leading leg and lagging leg φB - φA is determined by power 𝑢𝑢𝐴𝐴 (𝑡𝑡 − 𝑇𝑇𝑑𝑑 ) = 𝑢𝑢𝐵𝐵 (𝑡𝑡) (11)
control. However, by defining the differential phase and the
common phase as where 𝑢𝑢𝐴𝐴 , 𝑢𝑢𝐵𝐵 are the carrier wave of the leading leg and
𝜑𝜑𝐵𝐵 − 𝜑𝜑𝐴𝐴 lagging leg respectively, and Td is the delay time
𝜑𝜑𝑑𝑑 =
2 corresponding to the duty cycle of the power output.
(7)
𝜑𝜑𝐵𝐵 + 𝜑𝜑𝐴𝐴 Assume that in every period, carrier wave is a triangular
𝜑𝜑𝑐𝑐 =
2 wave with a data modulated phase angular 𝜑𝜑(𝑡𝑡) . The
then φA and φB can be expressed as modulated carriers of the leading leg and the lagging leg can
𝜑𝜑𝐴𝐴 = 𝜑𝜑𝑐𝑐 − 𝜑𝜑𝑑𝑑 be expressed as
(8) 𝑢𝑢𝑐𝑐𝑐𝑐 (𝑡𝑡) = 𝑢𝑢𝑡𝑡𝑡𝑡𝑡𝑡 (2𝜋𝜋𝜋𝜋𝜋𝜋 + 𝜑𝜑(𝑡𝑡))
𝜑𝜑𝐵𝐵 = 𝜑𝜑𝑐𝑐 + 𝜑𝜑𝑑𝑑 . (12)
𝑢𝑢𝑐𝑐𝑐𝑐 (𝑡𝑡) = 𝑢𝑢𝑡𝑡𝑡𝑡𝑡𝑡 (2𝜋𝜋𝜋𝜋𝜋𝜋 + 𝑑𝑑𝑒𝑒 𝜋𝜋 + 𝜑𝜑(𝑡𝑡 + 𝑑𝑑𝑒𝑒 /2𝑓𝑓))
It can be seen that the common phase φc is a decoupled
control freedom, which can be modulated to embed data. Fig.4 In the digital control system, carrier phase is changed every
presents the aforementioned two methods by modulating f and period, so that 𝜑𝜑(𝑡𝑡) can be expressed as a discrete series 𝜑𝜑[𝑛𝑛],
the relationship between 𝜑𝜑(𝑡𝑡) and 𝜑𝜑[𝑛𝑛] is
φ.
ug1
ug2
ug3
ug4
Phase Reference Data Modulation 𝜑𝜑(𝑡𝑡) = 𝜑𝜑(𝑛𝑛/𝑓𝑓) = 𝜑𝜑[𝑛𝑛]. (13)
Initial Phase Method 1
t/Ts
III. PRINCIPLE OF THE PHASE MODULATION
ug1
⎣ 𝑢𝑢𝑅𝑅0 (𝑥𝑥 − 3𝑇𝑇𝑅𝑅 − ∆𝑡𝑡) ⎦ It can be see that the data signals transmitted to the
𝑒𝑒 𝑗𝑗𝜔𝜔𝐷𝐷 ∆𝑡𝑡
+ receivers are degraded with the increasing of the bus length
⎡ 𝜋𝜋 ⎤ (23) and the converter number. To decode the data signal correctly,
1 ⎢𝑒𝑒 𝑗𝑗�− 2 �+𝑗𝑗𝑗𝑗𝐷𝐷 ∆𝑡𝑡 +⎥ 4𝑇𝑇𝑅𝑅
= � 𝑢𝑢𝑅𝑅0 (𝑡𝑡)𝑒𝑒 −𝑗𝑗𝑚𝑚𝑚𝑚𝐷𝐷 𝑡𝑡 𝑑𝑑𝑑𝑑 it is necessary to adjust the signal intensity according to the
4𝑇𝑇𝑅𝑅 ⎢ 𝑒𝑒 𝑗𝑗(−𝜋𝜋)−𝑗𝑗𝜔𝜔𝐷𝐷 ∆𝑡𝑡 + ⎥ 0
⎢ 3𝜋𝜋 ⎥ communication circumstance. Thus, perturbation depth δ is
⎣ 𝑒𝑒 𝑗𝑗�− 2 �−𝑗𝑗𝜔𝜔𝐷𝐷 ∆𝑡𝑡 ⎦ proposed to control the communication power.
1 4𝑇𝑇𝑅𝑅 According to (24), the normalized voltage amplitude of the
= (1 + 𝑗𝑗) ∙ sin 𝜔𝜔𝐷𝐷 ∆𝑡𝑡 ∙ � 𝑢𝑢𝑅𝑅0 (𝑡𝑡)𝑒𝑒 −𝑗𝑗𝑚𝑚𝑚𝑚𝐷𝐷 𝑡𝑡 𝑑𝑑𝑑𝑑 2𝜋𝜋
2𝑇𝑇𝑅𝑅 0
data carrier is derived as 𝑘𝑘 ∙ sin 𝜔𝜔𝐷𝐷 ∆𝑡𝑡 . Note that 𝜔𝜔𝐷𝐷 =
𝑇𝑇𝐷𝐷
∆𝜑𝜑 ∆𝜑𝜑
The fundamental frequency in (22) is utilized as data carrier and ∆𝑡𝑡 = , so it can be written as 𝑘𝑘 ∙ sin .
2𝜋𝜋𝑓𝑓𝑠𝑠 2
and defined as fD, where fD=fs/2=fR/4. By simplifying (23), the When the power regulator operating in steady state, the
normalized voltage amplitude of the data carrier is equivalent duty cycle de of the converter is constant, then the
4√2 𝜋𝜋𝜋𝜋 data signal intensity is controlled by the phase perturbation
𝐴𝐴𝐷𝐷1 = sin ∙ sin 𝜔𝜔𝐷𝐷 ∆𝑡𝑡 = 𝑘𝑘 ∙ sin 𝜔𝜔𝐷𝐷 ∆𝑡𝑡 (24) ∆𝜑𝜑 ∆𝜑𝜑
𝜋𝜋 4 ∆𝜑𝜑. When ∆𝜑𝜑 is small, sin ≈ , thus the amplitude of the
2 2
𝑘𝑘
It can be seen that due to the phase shift control strategy, a voltage fundamental component can be written as ∙ ∆𝜑𝜑, and
2
data carrier with frequency fD has been introduced. The the amplitude of the data carrier of inductor current can be
normalized amplitude of the frequency component at fD is derived as,
related to time displacement ∆t. The spectrum is shown in
Fig.7 (b). √2sin 𝜋𝜋𝜋𝜋 𝑈𝑈𝑖𝑖 ∆𝜑𝜑
𝐴𝐴′𝐷𝐷 ≈ (26)
Amplitude Amplitude 𝜋𝜋 2 𝐾𝐾T fs 𝐿𝐿
0.5
5
0
Time (us) 200 Frequency (KHz) 400
(a) 0 100
20 i (A) 2
L Amplitue(A)
1.5
15
Output
1
Input
10
0.5
5 0
Time (u s)
(b) 0 50 200 Frequency ( KHz ) 400 Aux Power Control Board
iL(A) 2
Amplitue(A) Fig.10 Photo of the prototype.
20
Two experiments are carried out. The validity of the
1.5
15
perturbation method is verified at first, and then the data
1 decoding algorithm is tested. The verification system structure
10 is shown in Fig.11 (a), and the equivalent circuit of the
5
0.5
communication system is depicted in Fig.11 (b). In this system,
0
one converter operates as a transmitter and the other operates
Time(us)
(c) 0 50 200 Frequency( KHz ) 400
as a receiver, and the output capacitor and its equivalent series
20
iL(A) 2
Amplitue(A) resistor of these converters are CT, CR and Res1,Res2
1.5
respectively. To increase the input impedance of the
15 converters, a small inductor Lc1 and Lc2 with 5µH inductance
1 are added to the output line.
10
Transmitter Transmitter DC Bus
DC Bus
0.5 Lc1
5
PSFB DC
DC Res1 VT
0 Converter A Load
Time(us) 0 50 200 Frequency( KHz ) 400
(d) iC CT Rload
ZL
Fig.9 Simulation result: current waveform and its spectrum
(a) with δ=0, (b) with δ=0.05, (c) with δ=0.1, and (d) with δ=0.15.
Lc2
PSFB Amp
DC
In Fig.9 (a), it is clear that the data carrier frequency 50 kHz Converter B Res2 VR
0.4
where X(k) is the DFT result with kth harmonic, x(n) is a
discrete sequence in a period of DFT sliding window, N is the
VSAMPLE
0.2
sample number in a sliding window. To demodulate the signal,
10μs/div
(2V/div)
only carrier component should be calculated, so k equals to the
Current & Voltage (a) Frequency(10KHZ) carrier period number in a period of sample window Tsp. In
iL
1.0 Amplitude(V) this experiment, Tsp=100us, so k=5.
(2.5A/div)
The waveforms and the bit stream are shown in Fig.14. The
0.8
wire length in the experiment is about 10 meters long. The
0.6 upper figures are the waveform of transmission current and
0.4
0.28V ripple voltage sampled by converter B, and the lower figures
are the sliding window DFT calculation results. The amplitude
VSAMPLE
0.2
of the DFT result represents the received signal voltage, or the
(2V/div)
10μs/div intensity of the data carrier.
Current & Voltage (b) Frequency(10KHZ) Based on the DFT algorithm illustrated above, the existence
iL 1.0 Amplitude(V) or absence of the carrier is determined by comparing with a
(2.5A/div)
0.8
0.77V threshold, thus data can be decoded. A 5kbps communication
is realized with the proposed method. In addition, it can be
0.6
seen that, by modulating the perturbation depth, the signal
0.4 intensity is regulated.
Waveform(δ = 0.04) Waveform(δ = 0.16)
0.2
VSAMPLE VSAMPLE VSAMPLE
(2V/div) (2V/div) (2V/div)
10μs/div
0 0 0 0 0 0 0.6V
0.6V
0.05 0.6 0.25 0.04 0.27 0.2 “0” “1” “0” “1”
0.10 1.16 0.48 0.11 0.77 0.57 0.4V
0.4V
0.15 1.71 0.71 0.16 1.05 0.78
“1” “0” “1” “0”
0.9 0.2V
0.2V
0.8 Amplitude
P.U. value
0.7 0
0 0.2 0.4 0.6 0.8 t/ms 0 t/ms
0.6 0 0.2 0.4 0.6 0.8