(Ii) (Iid (Iv) : V/Ith Following
(Ii) (Iid (Iv) : V/Ith Following
(i) slso
(ii) SIPO
(iiD PIPO B.Tech. DEGREE EXAMINATION, MAY 2017
(iv) PISO Third i Fourth Semester
32. a. Implement BCD to gray code converter using Programmable Logic Anay @LA). 15EC2O3J -
DIGITAL SYSTEMS
the academic year 201 5 2016 onwards)
(For the candidates admitted during -
Note:
(oR) (D part - A should be answered in OMR sheet within first 45 minutes and OMR sheet should be handed
over to hall invigitator at the end of 45tr minute.
b. Explain the construction and working of the Programmable Logic Devices @LD) with neat (ii) Part - B and Part - C should be answered in answer booklet.
diagram.
Time: Three Hours Max. Marks: 100
****{.
PART-A(20 xl=20 Marks)
Answer ALL Questions
4. The output of a logic gate is 1 when all its inputs are at logic 0, the gate is either
(A) NOR or an EX-NOR (B) ORor anNOR
(C) EX-ORoTNAND (D) AND orEX-OR
7. Suppose that the digitat IC family has a fan out of 6. It implies that the gate can supply the
current to of same family
(A) 6 inputs (B) 6 outPuts
(C) 12 inputs (D) 12 outPuts
8. Full Adder (FA) can be implemented with Half Adder (HA) and OR gate 4 bit parallel adder
without any initial carry requires
(A) 8 IIA 3 OR gate (B) 8 IIA 2 OR gate
(C) 7 HA4 ORgate (D) 7 HA3 ORgate
PaEe Z of 4
(oR)
29MF3/4 I 5EC203J Page 3 of4
29Mr3t4tsBC,;cBr