Scribd
Upload
87 views92 pages

Vlsi Design Unit-2

This document discusses VLSI circuit design processes and layout techniques. It describes the typical VLSI design flow including front-end logical design and back-end physical design steps. It also covers topics such as monochrome encoding, CMOS encoding, stick diagram rules, a CMOS inverter layout example, and limitations of scaling for VLSI circuits. The key stages in the design flow are logic synthesis, floorplanning, placement, routing, and post-layout simulation.

Uploaded by

K Sushmanth Reddy
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
87 views92 pages

Vlsi Design Unit-2

This document discusses VLSI circuit design processes and layout techniques. It describes the typical VLSI design flow including front-end logical design and back-end physical design steps. It also covers topics such as monochrome encoding, CMOS encoding, stick diagram rules, a CMOS inverter layout example, and limitations of scaling for VLSI circuits. The key stages in the design flow are logic synthesis, floorplanning, placement, routing, and post-layout simulation.

Uploaded by

K Sushmanth Reddy
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 92

1

2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17

T=ln(9)T=2.2T to get from 10% to 90%.fig.1 simple RC Circuit to calculate


the delay calculations.
18

Then, total wire capacitance Cw=Carea+Cff.


19

At the surface of silicon have negligible depth and hence we have negligible
peripheral capacitance.
20
21
22
23

A single 4:1 inverter exhibits asymmetric delays since the delay in turning ON
is, for example, T, while the delay in turning off is 4T.The asymmetry is worst
with an inverter 8:1 ratio.
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38

VLSI CIRCUIT DESIGN PROCESSES-Part-II

VLSI DESIGN FLOW

A design flow is a sequence of operations that transform the IC designers’ intention (usually
represented in RTL format) into layout GDSII data.

A well-tuned design flow can help designers go through the chip-creation process relatively
smoothly and with a decent chance of error-free implementation. And, a skilful IC
implementation engineer can use the design flow creatively to shorten the design cycle, resulting
in a higher likelihood that the product will catch the market window.
39

Front-end design (Logical design):


1. Design entry – Enter the design in to an ASIC design system using a hardware description
language (HDL) or schematic entry
2. Logic synthesis – Generation of net list (logic cells and their connections) from HDL code.
Logic synthesis consists of following steps: (i) Technology independent Logic optimization (ii)
Translation: Converting Behavioral description to structural domain (iii) Technology mapping or
Library binding
3. System partitioning - Divide a large system into ASIC-sized pieces
4. Pre-layout simulation - Check to see if the design functions correctly. Gate level
functionality and timing details can be verified.
Back-end design (Physical design):
5. Floor planning - Arrange the blocks of the net list on the chip
6. Placement - Decide the locations of cells in a block
7. Routing - Make the connections between cells and blocks
8. Circuit Extraction - Determine the resistance and capacitance of the interconnect
9. Post-layout simulation - Check to see the design still works with the added loads of the
Interconnect.
40
41
42

Monochrome Encoding:
43

CMOS Encoding:
44

Stick Diagrams – Some Rules

Rule 1:
When two or more ‘sticks’ of the same type cross or touch each other that
represents electrical contact.

Rule 3:
When a poly crosses diffusion it represents a transistor.
Note: If a contact is shown then it is not a transistor.
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72

CMOS INVERTER LAYOUT:


73
74
75
76
77
78
79
80
81
82
83
84
85
86
87

Limitations of Scaling:

1. Substrate Doping:
88

2. Limits of Miniaturization:

3. Depletion Width:
89

4. Limits Due to interconnect and contact resistance:


90
91
92

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy