Scribd
Upload
126 views9 pages

LAB 08 Differential Pair With Active Load: ' Department of Electrical Engineering

1) The document is a lab report for an electronics circuit design course. It describes building a differential amplifier circuit with an active load. 2) Key steps include calculating the differential mode gain theoretically to be 280V/V and simulating the circuit, obtaining an output gain of 270.86V/V. 3) To obtain a sinusoidal output, a resistor and capacitor load is added, lowering the gain to 144.53V/V as calculated and 140V/V as simulated.

Uploaded by

Saif Ullah
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
126 views9 pages

LAB 08 Differential Pair With Active Load: ' Department of Electrical Engineering

1) The document is a lab report for an electronics circuit design course. It describes building a differential amplifier circuit with an active load. 2) Key steps include calculating the differential mode gain theoretically to be 280V/V and simulating the circuit, obtaining an output gain of 270.86V/V. 3) To obtain a sinusoidal output, a resistor and capacitor load is added, lowering the gain to 144.53V/V as calculated and 140V/V as simulated.

Uploaded by

Saif Ullah
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 9

National University of Sciences & Technology (NUST)

School of Electrical Engineering and Computer Science (SEECS)


Department of Electrical Engineering

` Department of Electrical Engineering

Faculty Member: Qazi Waqas Muhyuddin Dated: 10 – 04 – 2021

Semester: 4th Section: A

EE313: ELECTRONIC CIRCUIT DESIGN

LAB 08: Differential pair with Active Load

S.no Name Reg. no. Total/25

1 Chatur Ramalingam 290850

2 Perpendicular 314170

3 Sarkeshwar aka Circuit 306331

4 Crime Master Gogo 313977

Introduction
The differential amplifier, or differential pair, is an essential building block in all integrated amplifiers. In general,
the input stage of any analog integrated circuit with more than one input consists of a differential pair or differential

EE313: Electronic circuit Design Page 1


National University of Sciences & Technology (NUST)
School of Electrical Engineering and Computer Science (SEECS)
Department of Electrical Engineering

amplifier. The basic differential pair circuit consists of two-matched transistors Q3and Q4 their emitters are joined
together and biased a constant current source
Materials
The items listed in table 1 will be needed. For this lab, assume all NPN transistors are identical 2N3904 BJTs.
CAUTION: Please DO NOT leave the circuit on for long periods since there is a risk of heating up of transistors.

Components Quantity
Transistors: 2N3904 NPN , 2N3906 PNP
Resistors: 20k x 2 ,10k x 3 ,5.6k x 2
Capacitors: 0.1 µ F

Procedure

Figure 1. Differential Amplifier with Active Load

Differential pair with Active load:

EE313: Electronic circuit Design Page 2


National University of Sciences & Technology (NUST)
School of Electrical Engineering and Computer Science (SEECS)
Department of Electrical Engineering

PART 1- CALCULATION
a) Consider the circuit, shown in Figure 1, in PSPICE using 2N3904 transistors for the NPN BJTs and 2N3906
for PNP.
Use R1 = 10 k Ω and VCC = 9 V.
b) Calculate the Differential mode gain of the amplifier shown in figure 1 with values given above. (Assume
Vbe=0.7V)

Gain: 280V/V

EE313: Electronic circuit Design Page 3


National University of Sciences & Technology (NUST)
School of Electrical Engineering and Computer Science (SEECS)
Department of Electrical Engineering

c) Now consider the Circuit given in figure 2. Calculate the differential mode gain of the circuit given in figure 2.
Use R1 = 10 kΩ and VCC = 9 V.

Gain: 140V/V

PART 2-SIMULATION

a) Construct the circuit in Figure 1 using 2N3904 transistors for the NPN BJTs and 2N3906 transistors for
the PNP BJTs. Use R1 = 10 kΩ and VCC = 9 V.

EE313: Electronic circuit Design Page 4


National University of Sciences & Technology (NUST)
School of Electrical Engineering and Computer Science (SEECS)
Department of Electrical Engineering

b) Apply a 30 mV amplitude, 1 kHz sine wave to vin+ and ground vin−. Use the level marker to display
the output waveform at Vout and sketch the result.

EE313: Electronic circuit Design Page 5


National University of Sciences & Technology (NUST)
School of Electrical Engineering and Computer Science (SEECS)
Department of Electrical Engineering

Note: Make sure you apply an offset of 2Volts to the signal. For the grounded pin you may use simple DC
source or a sine source with 0 frequencies and 0 amplitude.

EE313: Electronic circuit Design Page 6


National University of Sciences & Technology (NUST)
School of Electrical Engineering and Computer Science (SEECS)
Department of Electrical Engineering

Gain: 270.86V/V

c) Why isn’t the output sinusoidal?

Output is not sinusoidal because we are not taking output across resistance.
d) We’d like to reduce Rout by loading the amplifier with a small resistor. Attach a load to the amplifier as
shown in Figure 2. Use CL = 0.1 µF and RL = 5 kΩ.

Figure 2.

EE313: Electronic circuit Design Page 7


National University of Sciences & Technology (NUST)
School of Electrical Engineering and Computer Science (SEECS)
Department of Electrical Engineering

EE313: Electronic circuit Design Page 8


National University of Sciences & Technology (NUST)
School of Electrical Engineering and Computer Science (SEECS)
Department of Electrical Engineering

Gain: 144.53V/V

e) Calculate the differential gain for the amplifier with the new load resistance.

Gain: 140V/V

EE313: Electronic circuit Design Page 9

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy