7SR242 - 87T Relay, 81hbl5 - Overfluxing
7SR242 - 87T Relay, 81hbl5 - Overfluxing
7SR242 Duobias
Multi-Function 2-Winding Transformer Protection Relay
This document is issue 2010/06. The list of revisions up to and including this issue is:
2010/06 Additional Comms modules option of (RS485 + IRIG-B) and (RS232 + IRIG-B) and typographical
revisions
2010/02 Document reformat due to rebrand
2010/02 Third issue. Software revision 2662H80001 R4c-3
2008/07 Second issue. Software revision 2662H80001R3d-2c.
2008/05 First issue
The copyright and other intellectual property rights in this document, and in any model or article produced from it
(and including any registered or unregistered design rights) are the property of Siemens Protection Devices
Limited. No part of this document shall be reproduced or modified or stored in another form, in any data retrieval
system, without the permission of Siemens Protection Devices Limited, nor shall any model or article be
reproduced from this document unless Siemens Protection Devices Limited consent.
While the information and guidance given in this document is believed to be correct, no liability shall be accepted
for any loss or damage caused by any error or omission, whether such error or omission is the result of
negligence or any other cause. Any and all such liability is disclaimed.
Contents
Section 1: Introduction ..........................................................................................................................6
Current Transformer Circuits ............................................................................................................6
External Resistors.............................................................................................................................6
Fibre Optic Communication ..............................................................................................................6
Front Cover.......................................................................................................................................6
Section 2: Hardware Description ........................................................................................................13
2.1 General ...................................................................................................................................13
2.2 Case........................................................................................................................................13
2.3 Front Cover .............................................................................................................................13
2.4 Power Supply Unit (PSU)........................................................................................................14
2.5 Operator Interface/ Fascia ......................................................................................................14
2.6 Current Inputs .........................................................................................................................16
2.7 Voltage Input ...........................................................................................................................16
2.8 Binary inputs ...........................................................................................................................17
2.9 Binary outputs (Output Relays)...............................................................................................18
2.10 Virtual Input/Outputs ...............................................................................................................19
2.11 Self Monitoring ........................................................................................................................19
2.11.1 Protection Healthy/Defective......................................................................................19
Section 3: Protection Functions .........................................................................................................20
3.1 Current Protection: Differential Protection ..............................................................................20
3.1.1 ICT..............................................................................................................................20
3.1.2 Overall Biased Differential (87BD) .............................................................................21
3.1.3 87HS ..........................................................................................................................23
3.2 Current Protection: Phase Overcurrent (51, 50) .....................................................................25
3.2.1 Instantaneous Overcurrent Protection (50)................................................................25
3.2.2 Time Delayed Overcurrent Protection (51) ................................................................26
3.3 Current Protection: Derived Earth Fault (50N, 51N) ...............................................................27
3.3.1 Instantaneous Derived Earth Fault Protection (50N) .................................................27
3.3.2 Time Delayed Derived Earth Fault Protection (51N)..................................................28
3.4 Current Protection: Measured Earth Fault (50G, 51G) ...........................................................29
3.4.1 Instantaneous Measured Earth Fault Protection (50G) .............................................29
3.4.2 Time Delayed Measured Earth Fault Protection (51G)..............................................30
3.5 Current Protection: High Impedance Restricted Earth Fault (64H) ........................................31
3.6 Open Circuit (46BC)................................................................................................................32
3.7 Current Protection: Negative Phase Sequence Overcurrent (46NPS) ...................................33
3.8 Current Protection: Under-Current (37, 37G) .........................................................................34
3.9 Current Protection: Thermal Overload (49) ............................................................................35
3.10 Voltage Protection: Over Fluxing (24).....................................................................................37
3.11 Voltage Protection: Under/Over Voltage (27/59) ....................................................................39
3.12 Voltage Protection: Neutral Overvoltage (59N) ......................................................................40
3.13 Voltage Protection: Under/Over Frequency (81) ....................................................................41
Section 4: Control & Logic Functions ................................................................................................42
4.1 Quick Logic .............................................................................................................................42
Section 5: Supervision Functions ......................................................................................................44
5.1 Circuit Breaker Failure (50BF) ................................................................................................44
5.2 Trip/Close Circuit Supervision (74TCS/74CCS) .....................................................................45
5.3 Inrush Detector (81HBL2) .......................................................................................................46
List of Figures
Figure 1-1 Functional Diagram: 7SR242n-2aAnn-0AA0 Relay.............................................................9
Figure 1-2 Functional Diagram: 7SR242n-2aAnn-0BA0 Relay...........................................................10
Figure 1-3 Functional Diagram: 7SR242n-2aAnn-0CA0 Relay ..........................................................11
Figure 1-4 Connection Diagram: 7SR242 Relay.................................................................................12
Figure 2-1 7SR24 with 3 + 16 LEDs in E8 Case................................................................................14
Figure 2-2 Binary Input Logic .............................................................................................................17
Figure 2-3 Binary Output Logic ..........................................................................................................19
Figure 3-1 Biased Differential Characteristic.......................................................................................21
Figure 3-2 Functional Diagram for Biased Current Differential Protection..........................................22
Figure 3-3 Differential Highset Characteristic .....................................................................................23
Figure 3-4 Logic Diagram: High Set Current Differential Protection ...................................................24
Figure 3-5 Logic Diagram: Instantaneous Over-current Element .......................................................25
Figure 3-6 Logic Diagram: Time Delayed Overcurrent Element .........................................................26
Figure 3-7 Logic Diagram: Instantaneous Derived Earth Fault Element ............................................27
Figure 3-8 Logic Diagram: Derived Time Delayed Earth Fault Protection..........................................28
Figure 3-9 Logic Diagram: Measured Instantaneous Earth-fault Element..........................................29
Figure 3-10 Logic Diagram: Time Delayed Measured Earth Fault Element (51G) ...............................30
Figure 3-11 Logic Diagram: High Impedance REF (64H) .....................................................................31
Figure 3-12 Logic Diagram: Open Circuit Function (46BC) ..................................................................32
Figure 3-13 Logic Diagram: Negative Phase Sequence Overcurrent (46NPS)....................................33
Figure 3-14 Logic Diagram: Undercurrent Detector (37, 37G)..............................................................34
Figure 3-15 Logic Diagram: Thermal Overload Protection (49) ............................................................36
Figure 3-16 Inverse Over-fluxing Characteristic (24IT) .........................................................................37
Figure 3-17 Logic Diagram: Overfluxing Elements (24)........................................................................38
Figure 3-18 Logic Diagram: Under/Over Voltage Elements (27/59) .....................................................39
Figure 3-19 Logic Diagram: Neutral Overvoltage Element ...................................................................40
Figure 3-20 Logic Diagram: Under/Over Frequency Detector (81).......................................................41
Figure 4-1 Sequence Diagram showing PU/DO Timers in Quick Logic (Counter Reset
Mode Off) ...........................................................................................................................43
Figure 5-1 Logic Diagram: Circuit Breaker Fail Protection (50BF)......................................................44
Figure 5-2 Logic Diagram: Trip Circuit Supervision Feature (74TCS) ................................................45
Figure 5-3 Logic Diagram: Close Circuit Supervision Feature (74CCS).............................................45
Figure 5-4 Logic Diagram: Inrush Detector Feature (81HBL2) ...........................................................46
Figure 5-5 Logic Diagram: Overfluxing Detector Feature (81HBL5)...................................................46
List of Tables
Table 1-1: 7SR242 Ordering Options....................................................................................................7
Table 2-1 Summary of 7SR24 Relay Configurations.........................................................................13
Table 6-1 Operation Mode .....................................................................................................................51
The following notational and formatting conventions are used within the remainder of this document:
Section 1: Introduction
This manual is applicable to the following relays:
The 7SR242 relay integrates the protection and control elements required to provide a complete transformer
protection.
The ‘Ordering Options’ Tables summarise the features available in each model.
! External Resistors
Where external resistors are fitted to relays, these may present a danger of electric shock or burns, if touched.
! Front Cover
The front cover provides additional securing of the relay element within the case. The relay cover should be in
place during normal operating conditions.
DUOBIAS-M 7 S R 2 4 2 □ - 2 □ A □▲ □▲ - 0 □▲ A▲ 0
▲ ▲ ▲ ▲ ▲
Multifunctional 2 winding | | | | | | | | |
transformer differential Protection Product | | | | | | | | |
protection Transformer 4 | | | | | | | |
| | | | | | | |
Relay Type | | | | | | | |
Differential (2 winding) 2 | | | | | | |
| | | | | | |
Case I/O and Fascia | | | | | | |
E8 case, 6 CT, 2 EF/REF CT, 1 VT, 9 Binary Inputs / 6 Binary Outputs, 2 | | | | | |
16 LEDs | | | | | | |
E10 case, 6 CT, 2 EF/REF CT, 1 VT, 19 Binary Inputs / 14 Binary Outputs, 3 | | | | | |
24 LEDs | | | | | |
| | | | | |
Measuring Input | | | | | |
1/5 A, 63.5/110V, 50/60Hz 2 | | | | |
| | | | |
Auxiliary voltage | | | | |
30 to 220V DC, binary input threshold 19V DC A | | | |
30 to 220V DC, binary input threshold 88V DC B | | | |
| | | |
Communication Interface | | | |
Standard version – included in all models, USB front port, RS485 rear port 1 | | |
Standard version – plus additional rear F/O ST connectors (x2) and IRIG-B 2 | | |
Standard version – plus additional rear RS485 (x1) and IRIG-B 3 | | |
Standard version – plus additional rear RS232 (x1) and IRIG-B 4 | | |
| | |
Protocol | | |
IEC 60870-5-103 and Modbus RTU (user selectable setting) 1 | |
IEC 60870-5-103 and Modbus RTU and DNP 3.0 (user selectable) 2 | |
| |
Protection Function Packages | |
Option A: Standard version – Included in all models A |
- 81HBL2 Inrush Detector | |
- 81HBL5 Overfluxing detector | |
- 87BD Biased current differential | |
- 87HS Current differential highest | |
Programmable logic | |
For each winding/circuit breaker | |
- 50BF Circuit breaker fail | |
- 64H High impedance REF | |
- 74TCS/CCS Trip/close circuit supervision | |
| |
Option B: Standard version – plus B |
- 37/37G Undercurrent | |
- 46BC Open circuit | |
- 46NPS Negative phase sequence overcurrent | |
- 49 Thermal overload | |
- 50 Instantaneous phase fault overcurrent | |
- 50G/50N Instantaneous earth fault | |
- 51 Time delayed phase fault overcurrent | |
- 51G/51N Time delayed earth fault | |
(continued on following page )
DUOBIAS-M 7 S R 2 4 2 □ - 2 □ A □□ - 0 □A 0
▲
(continued from previous page) Option C: Standard version - plus C |
- 24 Overfluxing |
- 27/59 Under/overvoltage |
- 59N Neutral voltage displacement |
- 81 Under/overfrequency |
- 37/37G Undercurrent |
- 46BC Open circuit |
- 46NPS Negative phase sequence overcurrent |
- 49 Thermal overload |
- 50 Instantaneous phase fault overcurrent |
- 50G/50N Instantaneous earth fault |
- 51 Time delayed phase fault overcurrent |
- 51G/51N Time delayed earth fault |
|
Additional Functionality |
No Additional Functionality A
7SR242n-2aAnn-0AA0
W1-IL1 (IA) 81 81
50
HBL HBL
BF-1
2 5
81 81
W1-IL2 (IB) 50
HBL HBL
BF-1
2 5
81 81
W1-IL3 (IC) 50
HBL HBL
BF-1
2 5
50
BF-1 64H
I4
IG1
ICT
50
BF-2 64H
IG2 I4
74
CCS
(x6)
74
TCS
(x6)
W2-IL3 (IC) 50
81 81
HBL HBL
BF-2
2 5
81
W2-IL2 (IB) 50
81
HBL HBL
BF-2 5
2
W2-IL1 (IA) 81 81
50
HBL HBL
BF-2
2 5
7SR242n-2aAnn-0BA0
W1-IL1 (IA) 37 50 50 51 81 81
49
(x2) BF-1 (x2) (x2) HBL2 HBL5
W1-IL2 (IB) 37 50 50 51 81 81
49
(x2) BF-1 (x2) (x2) HBL2 HBL5
W1-IL3 (IC) 37 50 50 51 81 81
49
(x2) BF-1 (x2) (x2) HBL2 HBL5
46 46
50N 51N
BC NPS
(x2) (x2)
(x2) (x4)
50
37G 50G 51G
BF-1 64H
(x2) (x2) (x4)
IG1 I4
ICT
50
37G BF-2 50G 51G 64H
IG2 I4
74
CCS
(x6)
46 46 74
50N 51N
BC NPS TCS
(x6)
W2-IL3 (IC) 50 81 81
37 50 51 49
BF-2 HBL2 HBL5
W2-IL2 (IB) 81
50 81
37 50 51 49 HBL
BF-2 HBL5
2
W2-IL1 (IA) 81
50 81
37 50 51 49 HBL
BF-2 HBL5
2
7SR242n-2aAnn-0CA0
W1-IL1 (IA) 37 50 50 51
49
81 81
(x2) BF-1 (x2) (x2) HBL2 HBL5
W1-IL2 (IB) 37 50 50 51
49
81 81
(x2) BF-1 (x2) (x2) HBL2 HBL5
W1-IL3 (IC) 37 50 50 51
49
81 81
(x2) BF-1 (x2) (x2) HBL2 HBL5
46 46
50N 51N
BC NPS
(x2) (x2)
(x2) (x4)
50
37G 50G 51G
BF-1 64H
(x2) (x2) (x4)
I4
IG1
ICT
50
37G BF-2 50G 51G 64H
IG2 I4
74
CCS
(x6)
46 46 74
50N 51N
BC NPS TCS
(x6)
W2-IL3 (IC) 50 81 81
37 50 51 49
BF-2 HBL2 HBL5
W2-IL2 (IB) 81
50 81
37 50 51 49 HBL
BF-2 HBL5
2
W2-IL1 (IA) 81
50 81
37 50 51 49 HBL
BF-2 HBL5
2
27
24 59N 81
59
(x3) (x2) (x6)
V1 (VX) (x4)
2
+ve
7SR242 1 1 2 1 2 1 2 1 2
-ve BI 10 BO 7
4 3
+ve 5
6
-ve BI 11 BO 8 D C B A Data
8 7
Comms
+ve 9 Optional PSU CT CT/VT
10 (Optional)
BI 12 BO 9 I/O
11
+ve 13
12
BI 13 BO 10 27 28 27 28 27 28 27 28
15
+ve 17
14 BO 11
BI 14 Rear View
BO 12 19 Arrangement of terminals and modules
+ve 21
16
-ve BI 15 23
18 BO 13
+ve 25
20 BO 14
BI 16 NOTES
27
+ve
22 BI = Binary Input
BI 17 BO = Binary Output
+ve
24
BI 18
+ve Shows contacts internal to relay case
26
BI 19 assembly.
28
-ve D Contacts close when the relay chassis is
withdrawn from case
1
+ve
22
BO 1
-ve
24
3
28 GND. 5
BO 2 7
+ve 9
2
-ve BI 1 11
4
6
+ve BO 3 13
-ve BI 2 15
8
+ve 17
10
BI 3 BO 4
-ve 19
12
21
14 A BO 5
23
16 Screen
25
18 B
BO 6 26
20 Term.
C 27
+ve 1A
18 1
-ve BI 4
20 2
+ve W2-IL1 (IA) 5A
22 3
-ve BI 5
24 4
+ve 1A
26 5
-ve BI 6
28 6
+ve W2-IL2 (IB) 5A
17 7
-ve BI 7
19 8
+ve 1A
21 9
-ve BI 8
23 10
+ve W2-IL3 (IC) 5A
25 11
-ve BI 9
27
B 12
1A
1 17
2 18
5A W1-IL1 (IA) IG2 5A
3 19
4 20
1A
5
6
5A W1-IL2 (IB)
7 27
V1 (VX)
8 28
1A
9
10
5A W1-IL3 (IC)
11
12
1A
13
14
5A IG1
15
16
A
2.1 General
The structure of the relay is based upon the Multi-function hardware platform. The relays are supplied in either
size E8 or size E10 cases (where 1 x E = width of approx. 26mm). The hardware design provides commonality
between products and components across the Multi-function range of relays.
7SR2422 8 1 9 6 16 E8
7SR2423 8 1 19 14 24 E10
2.2 Case
The relays are housed in cases designed to fit directly into standard panel racks. The two case options have
widths of 208mm (E8) and 260 mm (E10), both have a height of 177 mm (4U). The required panel depth (with
wiring clearance) is 242 mm. An additional 75 mm depth clearance should be allowed to accommodate the
bending radius of fibre optic data communications cables if fitted.
The complete relay assembly is withdrawable from the front of the case. Contacts in the case ensure that the CT
circuits remain short-circuited when the relay is removed.
The rear terminal blocks comprise M4 female terminals for wire connections. Each terminal can accept two 4mm
crimps.
Located at the top rear of the case is a screw clamp earthing point, this must be connected to the main panel
earth.
The fascia is an integral part of the relay. Handles are located at each side of the element to allow it to be
withdrawn from the relay case.
Relay Information
Above the LCD three labels are provided, these provide the following information:
1) Product name and order code.
2) Nominal current rating, rated frequency, voltage rating, auxiliary dc supply rating, binary input supply
rating, configuration and serial number.
3) Blank label for user defined information.
A ‘template’ is available within the ‘Reydisp’ program to allow users to create and print customised LED label
inserts.
The warning and information labels on the relay fascia provide the following information:
‘PICKUP’ LED
This yellow LED is illuminated to indicate that a user selectable function(s) has picked up. The LED will self reset
after the initiating condition has been removed.
Functions are assigned to the PICKUP LED in the OUTPUT CONFIG>PICKUP CONFIG menu.
‘TRIP’ LED
This red LED is steadily illuminated to indicate that a user selectable function has operated to trip the circuit
breaker. Functions are assigned to the ‘Trip’ LED using the OUTPUT CONFIG>Trip Contacts setting.
Operation of the LED is latched and can be reset by either pressing the TEST/RESET► button, energising a
suitably programmed binary input, or, by sending an appropriate command over the data communications
channel(s).
Indication LEDs
Relays have either 8 or 16 user programmable LED indicators. Each LED can be programmed to be illuminated
as either green, yellow or red. Where an LED is programmed to be lit both red and green it will illuminate yellow. .
Each LED can be assigned two different colours dependent upon whether a Start/Pickup or Operate condition
initiates operation. The LED illumination colour is assigned in the OUTPUT CONFIG>LED CONFIG menu for both
Pickup and Operate initiation.
Functions are assigned to the LEDs in the OUTPUT CONFIG>OUTPUT MATRIX menu.
Each LED can be labelled by withdrawing the relay and inserting a label strip into the pocket behind the front
fascia. A ‘template’ is available to allow users to create and print customised legends.
Each LED can be user programmed as hand or self–resetting. Hand reset LEDs can be reset by either pressing
the TEST/RESET► button, energising a suitably programmed binary input, or, by sending an appropriate
command over the data communications channel(s).
The status of hand reset LEDs is maintained by a back up storage capacitor in the event of an interruption to the
d.c. supply voltage.
Standard Keys
The relay is supplied as standard with five pushbuttons. The buttons are used to navigate the menu structure and
control relay functions. They are labelled:
▲ Increases a setting or moves up menu.
▼ Decreases a setting or moves down menu.
TEST/RESET► Moves right, can be used to reset selected functionality and for LED test (at
relay identifier screen).
ENTER Used to initiate and accept settings changes.
CANCEL. Used to cancel settings changes and/or move up the menu structure by one
level per press.
NOTE: All settings and configuration of LEDs, BI, BO and function keys can be accessed and set by the user
using these keys. Alternatively configuration/settings files can be loaded into the relay using ‘ReyDisp’.
Inverted Inputs
INPUT
CONFIG> INPUT CONFIG>
BINARY INPUT MATRIX
INPUT
CONFIG
(Or gates)
Logic signals,
e.g. '51-1 Inhibit'
Logic signals,
e.g. '51-1' Reset LEDs & Outputs (TEST/RESET key, Binary Input, Data Comms)
BO 1
Output 1
S
Q Event
R
Hand Reset
& &
BO 1 hand reset
OUTPUT OUTPUT
CONFIG> CONFIG>
BINARY BINARY
OUTPUT OUTPUT
CONFIG CONFIG
BO n
Output n
S
Q Event
R
& &
BO n hand reset
1
&
1
3.1.1 ICT
The Wn ICT Multiplier setting is applied to the line currents – the CT secondary currents. The multiplier is used
to correct any CT ratio mismatch so that ideally nominal current (ICTOUT = 1A) is applied to the biased differential
algorithm.
The Wn ICT Connection setting applies the correct vector compensation to the current applied to the differential
algorithm.
The nominal current ratio of the virtual interposing CT is 1:1. Note that where Yd settings are applied some
current distributions will result in a √3 multiplying factor being applied. See ‘Applications Guide’.
IW1 IW2
S lope
st Bias
D1
87B
87BD Initial
Setting Bias (Restraint) Current
Figure 3.1-1 illustrates the biased differential characteristic. Within the relay the fundamental frequency RMS line
currents are modified by the ICT Multiplier and ICT Connection settings (see 3.1.1) before being applied to the
biased differential elements. The biased differential elements calculate the operate current for each phase from
the vector sum of winding 1 and winding 2 currents i.e. IOPERATE = IW1 + IW2. The bias (or restraint) current is
I W1 + I W2
calculated from the total current of winding 1 and winding 2 currents i.e. IRESTRAIN = .
2
The 87BD Initial setting defines the minimum differential current required to operate the relay.
The 87BD 1st Bias Slope setting is used to ensure protection stability in the presence of steady state errors e.g.
the effects of an on-load tap changer.
The 87BD 1st Bias Slope Limit setting defines the border between the 1st and 2nd bias slopes.
87BD 2nd Bias Slope Type setting allows the user to select the preferred characteristic shape i.e. Line or Curve.
The 87BD 2nd Bias Slope setting is applied when 87BD 2nd Bias Slope Type = Line. This setting is used to
modify the sensitivity of the differential algorithm at higher current levels.
The output of 87BD Delay can be mapped to relay outputs.
87BD ‘A’
Inhibit c A
ICT Pickup
General Pickup
W1 ICT Multiplier trip 1
W1 ICT Connection 87BD ‘B’
W1-IL1 Inhibit c B Pickup
W2 ICT Multiplier
W2 ICT Connection
W2-IL1
W2-IL2
W2-IL3
3.1.3 87HS
IW1 + IW2
IW1 + IW2
2
Figure 3-3 Differential Highset Characteristic
Figure 3.1-3 illustrates the differential highset characteristic. Within the relay the fundamental frequency RMS line
currents are modified by the ICT Multiplier and ICT Connection settings (see 3.1.1) before being applied to the
differential highset elements. The differential highset elements calculate the operate current for each phase from
the vector sum of winding 1 and winding 2 currents i.e. IOPERATE = IW1 + IW2.
87HS Setting defines the differential current required to operate the element. The output of 87HS Delay can be
mapped to relay outputs.
Operation of the highset differential elements can be inhibited from:
Inhibit 87HS A binary or virtual input.
87HS Inrush Action: Inhibit Operation of the inrush current detector
87HS Overfluxing Action: Inhibit Operation of the overfluxing detector
87HS Element
Disabled
Enabled
& 87HS Setting
Inhibit 87HS c
87HS ‘A’
ICT c Pickup
Inhibit
W2 ICT Multiplier
W2 ICT Connection
W2-IL1
W2-IL2
W2-IL3
50-n
Disabled
Enabled
& 50-n Setting
Inhibit 50-n General Pickup
c 1
& c
L3 81HBL2 >
50/51
Measurement
Wn-IL1
Wn-IL2
Wn-IL3
51-n Setting
51-n Char
51-n Element
51-n Time Mult
Disabled 51-n Delay (DTL)
Enabled 51-n Min. Operate Time
& 51-n Follower DTL
Inhibit 51-n
51-n Reset
c
& c Pickup
L3 81HBL2 51-n
1
trip
50/51
Measurement
Wn-IL1
Wn-IL2
Wn-IL3
51N-n Element
51N-n Setting
Disabled
51N-n Charact
Enabled
51N-n Time Mult
&
Inhibit 51N-n 51N-n Delay (DTL)
51N-n Min Operate Time
51N-n Follower DTL
51N-n Inrush
Action 51N-n Reset
Off c
Inhibit
& c Pickup General Pickup
81HBL2
trip 51N-n
Wn-IL1
IN
Wn-IL2
Wn-IL3
Figure 3-8 Logic Diagram: Derived Time Delayed Earth Fault Protection
51G-n Element
Disabled
Enabled
&
Inhibit 51G-n 51G-n Setting
51G-n Charact
51G-n Inrush 51G-n Time Mult
Action
51G-n Delay (DTL)
Off
51G-n Min Operate Time
Inhibit
51G-n Follower DTL
&
51G-n Reset
81HBL2
c
51G/50G Measurement
c Pickup General Pickup
Figure 3-10 Logic Diagram: Time Delayed Measured Earth Fault Element (51G)
64H Element
46BC Element
Enabled
Disabled
Inhibit 46BC
46BC-n U/I
Guarded
46BC-n U/I
Guard Setting & c
< &
< & 46BC Delay
<
46BC
IL1
NPS I2
IL2
Filter
IL3
PPS I1
Filter
The 46IT elements can be configured to be either definite time lag (DTL) or inverse definite minimum time (IDMT),
46IT Setting sets the pick-up current level for the element.
A number of shaped characteristics are provided. An inverse definite minimum time (IDMT) characteristic is
selected from IEC and ANSI curves using 46IT Char. A time multiplier is applied to the characteristic curves using
the 46IT Time Mult setting. Alternatively, a definite time lag delay (DTL) can be chosen using 46ITChar. When
Delay (DTL) is selected the time multiplier is not applied and the 46IT Delay (DTL) setting is used instead.
The 46IT Reset setting can apply a, definite time delayed or ANSI (DECAYING) reset.
The 46DT elements have a DTL characteristic. 46DT Setting sets the pick-up current and 46DT Delay the
follower time delay.
Operation of the negative phase sequence overcurrent elements can be inhibited from:
Inhibit 46IT A binary or virtual input.
Inhibit 46DT A binary or virtual input.
46IT Setting
46IT Char
Wn-IL1
I2
Wn-IL2 NPS
Wn-IL3
General Pickup
37-n Element
Disabled
Enabled
Inhibit 37-n
37-n U/I
Guarded
Yes
Wn IL1 <
Wn IL3 <
37G-n Element
Disabled
& c
37G-n Delay
Inhibit 37G-n
⎧ I2 − IP2 ⎫
t = τ × ln ⎨ 2 2 ⎬
⎩ I − (k × IB ) ⎭
Where
T = Time in minutes
τ = 49 Time Constant setting (minutes)
In = Log Natural
I = measured current
IP = Previous steady state current level
k = Constant
IB = Basic current, typically the same as In
k.IB = 49 Overload Setting (Iθ)
Additionally, an alarm can be given if the thermal state of the system exceeds a specified percentage of the
protected equipment’s thermal capacity 49 Capacity Alarm setting.
I2 −t
θ= 2
⋅ (1− e τ
) × 100%
I θ
The final steady state thermal condition can be predicted for any steady state value of input current where t >τ,
I2
θF = × 100%
Iθ2
Where: θF = final thermal state before disconnection of device
49 Overload Setting Iθ is expressed as a multiple of the relay nominal current and is equivalent to the factor k.IB
as defined in the IEC255-8 thermal operating characteristics. It is the value of current above which 100% of
thermal capacity will be reached after a period of time and it is therefore normally set slightly above the full load
current of the protected device.
The thermal state may be reset from the fascia or externally via a binary input.
Thermal overload protection can be inhibited from:
Inhibit 49 A binary or virtual input.
49 Thermal
49 Overload Setting
Overload
Disabled 49 Time Constant
& c
Inhibit 49
cap alarm
Wn-IL1
trip
1 49 Alarm
cap alarm
Wn-IL2
trip
Wn-IL3
trip
X0, Y0 point
Y0 defines
X
curve pick-up
X Straight-line
between points
X X6, Y6 point
defines
X curve cut-off
X
Y6 X
X0 X6 X - (V/f)
Figure 3-16 Inverse Over-fluxing Characteristic (24IT)
27/59-n Element
Disabled
Enabled
Inhibit 27/59-n
27/59-n U/V
Guarded
27/59-n Operation
Yes
27/59-n Setting
Setting
& c
< 27/59-n Delay
⎡ M ⎤
t op = ⎢ 3Vo ⎥
⎣ [ Vs ] − 1⎦
Alternatively, a definite time lag delay (DTL) can be chosen using 59NITChar. When Delay (DTL) is selected the
time multiplier is not applied and the 59NIT Delay (DTL) setting is used instead.
An instantaneous or definite time delayed reset can be applied using the 59NIT Reset setting.
The second element has a DTL characteristic. 59NDT Setting sets the pick-up voltage (3V0) and 59NDT Delay
the follower time delay.
It should be noted that neutral voltage displacement can only be applied to VT arrangements that allow zero
sequence flux to flow in the core i.e. a 5-limb VT or 3 single phase VTs. The VT primary winding neutral must be
earthed to allow the flow of zero sequence current.
Equation 1 = ((Binary Input 1 XOR Function Key 1) AND NOT Binary Output 2)
OR
LED 1
When the equation is satisfied (=1) it is routed through a pick-up timer (En Pickup Delay), a drop-off timer (En
Dropoff Delay), and a counter which instantaneously picks up and increments towards its target (En Counter
Target).
The counter will either maintain its count value En Counter Reset Mode = OFF, or reset after a time delay:
En Counter Reset Mode = Single Shot: The En Counter Reset Time is started only when the counter
is first incremented (i.e. counter value = 1) and not for subsequent counter operations. Where En
Counter Reset Time elapses and the count value has not reached its target the count value is reset to
zero.
En Counter Reset Mode = Multi Shot: The En Counter Reset Time is started each time the counter is
incremented. Where En Counter Reset Time elapses without further count increments the count value
is reset to zero.
D
.O
.D
EL
Y
AY
A
EL
.D
U
P.
Figure 4-1 Sequence Diagram showing PU/DO Timers in Quick Logic (Counter Reset Mode Off)
When the count value = En Counter Target the output of the counter (En) = 1 and this value is held until the
initiating conditions are removed when En is instantaneously reset.
The output of En is assigned in the OUTPUT CONFIG>OUTPUT MATRIX menu where it can be programmed to
any binary output (O), LED (L) or Virtual Input/Output (V) combination.
Protection functions can be used in Quick Logic by mapping them to a Virtual Input / Output.
Refer to Chapter 7 – Applications Guide for examples of Logic schemes.
CB Fail outputs will be issued providing any of the 3 phase currents are above the 50BF-n Setting or the current
in the fourth CT is above 50BF-n-I4 for longer than the 50BF-n-n Delay setting, or for a mechanical protection trip
the circuit breaker is still closed when the 50BF-n-n Delay setting has expired – indicating that the fault has not
been cleared.
Both 50BF-n-1 and 50BF-n-2 can be mapped to any output contact or LED.
If the 50BF-n CB Faulty input (MENU: INPUT CONFIG\INPUT MATRIX\CB Faulty) is energised when a CB trip
is given the time delays 50BF-n-n Delay will be by-passed and the output given immediately.
Operation of the CB Fail elements can be inhibited from:
Inhibit 50BF-n A binary or virtual input.
&
≥1
NOTE: Diagram shows two binary inputs mapped
to the same Close Circuit Supervision element
81HBL5 Element
>1 81 HBL5
81HBL5 Setting
Disabled 81HBL5 Bias
Enabled c
5.5 Demand
Maximum, minimum and mean values of line currents and voltage (where applicable) are available as instruments
which can be read in the relay INSTRUMENTS MENU or via Reydisp.
The DATA STORAGE > DEMAND DATA LOG > Data Log Period setting is used to define the time/duration
after which the instrument is updated. The updated value indicates the maximum, minimum and mean values for
the defined period.
The Gn Demand Window setting defines the maximum period of time over which the demand values are valid. A
new set of demand values is established after expiry of the set time.
The Gn Demand Window Type can be set to FIXED, PEAK or ROLLING.
When set to FIXED the maximum, minimum and mean values demand statistics are calculated over
fixed Window duration. At the end of each window the internal statistics
are reset and a new window is started.
When set to PEAK the maximum and minimum values within the Demand Window time setting is
recorded.
When set to ROLLING the maximum, minimum and mean values demand statistics are calculated over
a moving Window duration. The internal statistics
are updated when the window advances every Updated Period.
The statistics can be reset from a binary input or communication command, after a reset the update period and
window are immediately restarted.
Communication is compatible with Modbus-RTU, IEC60870-5-103 FT 1.2 and optionally DNP3.0 transmission
and application standards.
Communication with the relay from a personal computer (PC) is facilitated by the REYDISP EVOLUTION
software package. The program allows the transfer of relay settings, waveform records, event records, fault data
records, Instruments/meters and control functions. REYDISP EVOLUTION is compatible with IEC60870-5-103.
Data communications operation is described in detail in Chapter 4 of this manual.
6.2 Maintenance
6.2.2 CB Counters
Four CB trip counters are provided:
CB1 Total Trip Count: Increments on each trip command issued.
CB1 Delta Trip Count: Additional counter which can be reset independently of the
Total Trip Counter. This can be used, for example, for
recording trip operations between visits to a substation.
CB2 Total Trip Count As CB1
CB2 Delta Trip Count: As CB1
6.3.1 General
The relay stores three types of data: relay event records, analogue/digital waveform records and fault records.
Waveform records, fault records and event records are backed up in non-volatile memory and are permanently
stored even in the event of loss of auxiliary d.c. supply voltage.
All events can be uploaded over the data communications channel(s) and can be displayed in the ‘ReyDisp
Evolution’ package in chronological order, allowing the sequence of events to be viewed. Events are also made
available spontaneously to an IEC 60870-5-103 or Modbus RTU compliant control system.
For a complete listing of events available in each model, refer to Technical Manual Chapter 4 ‘Data Comms’.
In total the relay provides 10 seconds of waveform storage, this is user selectable to 1 x 10second, 2 x 5 second,
5 x 2 second or 10 x 1 second records. When the waveform recorder buffer is full any new waveform record will
over-write the oldest. The most recent record is Waveform 1.
As well as defining the stored waveform record duration the user can select the percentage of the waveform
storage prior to triggering.
Waveforms are sampled at a rate of 1600Hz.
Stored waveforms can be erased using the DATA STORAGE>Clear Waveforms setting.
6.4 Metering
The metering feature provides real-time data available from the relay fascia in the ‘Instruments Mode’ or via the
data communications interface.
For a detailed description refer to Technical Manual Chapter 2 – Settings and Instruments.
Control
Rear Ports Enabled Disabled Disabled
Fascia (Control Mode) Disabled Enabled Disabled
USB Disabled Enabled Disabled
Binary Inputs Setting Option Setting Option Enabled
Binary Outputs Enabled Enabled Disabled
Reporting
Spontaneous
IEC Enabled Enabled Disabled
DNP Enabled Enabled Disabled
General Interrogation
IEC Enabled Enabled Disabled
DNP Enabled Enabled Disabled
MODBUS Enabled Enabled Disabled
Changing of Settings
Rear Ports Enabled Disabled Enabled
Fascia Enabled Enabled Enabled
USB Disabled Enabled Enabled
Historical Information
Waveform Records Enabled Enabled Enabled
Event Records Enabled Enabled Enabled
Fault Information Enabled Enabled Enabled
Setting Information Enabled Enabled Enabled