B0700ag M
B0700ag M
*B0700AG* *M*
B0700AG
Rev M
December 15, 2013
Invensys, Foxboro, FIO, FoxCom, EXACT, I/A Series, INTERSPEC, the Invensys logo, Micro-I/A,
SPECTRUM and UFM are trademarks of Invensys plc, its subsidiaries, and affiliates.
All other brands and names may be trademarks of their respective owners.
Tables.................................................................................................................................... xv
Preface.................................................................................................................................. xix
Revision Information ............................................................................................................. xix
Reference Documents ............................................................................................................. xx
Conventions ........................................................................................................................... xxi
Definitions and Acronyms .................................................................................................... xxii
2. Blocks.............................................................................................................................. 11
Block Attributes ...................................................................................................................... 11
iii
B0700AG – Rev M Contents
5. Connections .................................................................................................................... 49
Shared Variables ...................................................................................................................... 49
Linkage Syntax ........................................................................................................................ 50
Boolean Connection Extensions .............................................................................................. 50
Connections to Source Data ............................................................................................... 51
Connections to Source Status ............................................................................................. 53
iv
Contents B0700AG – Rev M
6. Block Processing.............................................................................................................. 61
Scan Period ............................................................................................................................. 62
Scan Overrun ..................................................................................................................... 64
Block Phasing ..................................................................................................................... 64
Relationship Between Block Period and Phase .................................................................... 65
Scan Overload ............................................................................................................... 66
Block Phasing: Cautions and Guidelines ....................................................................... 68
Input/Output (I/O) Blocks ..................................................................................................... 69
I/O Block Processing .......................................................................................................... 69
I/O Block Status ................................................................................................................. 69
I/O Block Validation .......................................................................................................... 70
I/O Fail-safe Status ............................................................................................................. 70
Redundant I/O Blocks ....................................................................................................... 70
Redundant Input Block (AINR) .................................................................................... 70
Redundant Output Block (AOUTR) ............................................................................ 70
Redundant Contact Input Block (CINR) ...................................................................... 71
Redundant Contact Output (COUTR) ......................................................................... 71
Input Signal Conditioning ...................................................................................................... 71
Filtering ............................................................................................................................. 73
First or Second-Order .................................................................................................... 73
Contact Filtering ........................................................................................................... 73
Output Signal Conditioning ................................................................................................... 73
7. Block/Process Alarming................................................................................................... 75
Alarming Overview ................................................................................................................. 75
Process Alarm Generation .................................................................................................. 76
Common Process Alarm Features ............................................................................................ 76
Common Process Alarm Parameters ................................................................................... 77
Alarm Messages .................................................................................................................. 78
Alarm Status Parameter (ALMSTA) ................................................................................... 79
Alarm Option Parameter (ALMOPT) ................................................................................ 81
Discard Alarm Messages with Alarm Group 0 ............................................................... 82
Criticality and Priority Type .............................................................................................. 82
Alarm Inhibition ................................................................................................................ 83
INHALM ...................................................................................................................... 84
INHIB .......................................................................................................................... 85
INHOPT ...................................................................................................................... 85
INHPRT ....................................................................................................................... 86
CINHIB ........................................................................................................................ 86
INHSTA ....................................................................................................................... 87
v
B0700AG – Rev M Contents
vi
Contents B0700AG – Rev M
vii
B0700AG – Rev M Contents
viii
Contents B0700AG – Rev M
ix
B0700AG – Rev M Contents
x
Contents B0700AG – Rev M
xi
B0700AG – Rev M Contents
DCS FBMs for Westinghouse Process Control WPDF Systems ............................................ 277
DCS FBMs for APACS+ Systems .......................................................................................... 280
Honeywell TDC2000 Migration Cards ................................................................................ 281
Honeywell TDC3000 Migration Cards ................................................................................ 285
FCMs and Equivalents .......................................................................................................... 286
xii
Figures
1-1. Compound/Block Relationship ..................................................................................... 2
2-1. Block Access ................................................................................................................ 12
2-2. Supervisory Set Point Control Concept ....................................................................... 24
3-1. PRIBLK Cascade Standard Configuration .................................................................. 26
3-2. PRIBLK Cascade Standard Configuration .................................................................. 31
3-3. Cascade Block Strategy with Feedback Control ........................................................... 32
3-4. Cascade Handling Between Two Compounds Across Stations .................................... 33
3-5. Cascade Block Strategy with Feedforward Control ...................................................... 33
4-1. Bad Detection ............................................................................................................. 41
4-2. Block State Transition Diagram .................................................................................. 43
6-1. The Block Processing Cycle ........................................................................................ 61
6-2. Example of Phased Execution ...................................................................................... 66
6-3. Phase Zero Overload ................................................................................................... 66
6-4. Example of Overrun .................................................................................................... 67
6-5. Avoiding Overrun ....................................................................................................... 67
6-6. Input Signal Conditioning .......................................................................................... 72
6-7. Output Signal Conditioning ....................................................................................... 74
7-1. Block Alarming ........................................................................................................... 75
7-2. INHIB, INHALM, and INHOPT Behavior ............................................................... 84
7-3. Absolute Alarming ...................................................................................................... 89
7-4. Deviation Alarming ..................................................................................................... 92
7-5. Out of Range Alarming ............................................................................................... 94
7-6. Rate of Change Alarming ............................................................................................ 94
7-7. Nuisance Alarm Suppression Disabled (NASTDB = 0, NASOPT is Ignored) ............. 98
7-8. Nuisance Alarm Suppression Enabled (NASTDB > 0) ................................................ 99
7-9. Delayed Analog Alarming (NASTDB >0, NASOPT=1) ........................................... 100
7-10. Alarm Flutter Suppression Enabled (NASTDB > 0) .................................................. 101
7-11. Delayed Contact Alarming (NASTDB >0, NASOPT=1) .......................................... 101
8-1. Ladder Logic Components (Simplified) .................................................................... 105
8-2. Simplified Ladder Logic Diagram ............................................................................. 107
8-3. Ladder Logic Contacts .............................................................................................. 108
8-4. Ladder Logic Connectors .......................................................................................... 108
8-5. Parallel Circuits in Ladder Logic ............................................................................... 108
8-6. Typical ICC Ladder Diagram Display ....................................................................... 109
8-7. ICC Ladder Diagram Work Area .............................................................................. 110
8-8. ICC Sample Ladder Diagram .................................................................................... 112
8-9. User-Defined Labelling ............................................................................................. 113
8-10. Retentive Time-On Delay Timing Chart .................................................................. 118
8-11. Retentive Time-Off Delay Timing Chart .................................................................. 119
8-12. COMMF Contact ..................................................................................................... 122
8-13. Fanned Outputs ........................................................................................................ 123
8-14. Zone Control Logic .................................................................................................. 124
8-15. Zone Control Logic (Continued) .............................................................................. 124
8-16. Zone Control Logic (Continued) .............................................................................. 125
xiii
B0700AG – Rev M Figures
xiv
Tables
1-1. Load Value Accuracy ..................................................................................................... 7
4-1. BLKSTA-Assignable Bits ............................................................................................. 43
4-2. Parameter Status Bits ................................................................................................... 46
5-1. Block Status Symbols .................................................................................................. 54
5-2. Alarm Status Symbols ................................................................................................. 55
5-3. Data Conversion Clamping ......................................................................................... 58
5-4. Data Conversion Results ............................................................................................. 58
5-5. Peer-to-Peer Connections ............................................................................................ 59
6-1. Scan Periods for CP60, FCP270, ZCP270, FCP280 ................................................... 62
6-2. Allowable Scan Periods for Integrator and Gateway Blocks ......................................... 62
6-3. Legal Phase Values (BPC = 0.5 second) ....................................................................... 65
7-1. ALMSTA-Assignable Bits ............................................................................................ 79
7-2. ALMOPT-Assignable Bits ........................................................................................... 81
7-3. PRTYPE Indicators ..................................................................................................... 83
7-4. INHALM-Assignable Bits ........................................................................................... 85
7-5. INHOPT Values ......................................................................................................... 85
7-6. INHSTA-Assignable Bits ............................................................................................ 87
7-7. Block Alarm Message Regeneration and Suppression ................................................ 102
8-1. Ladder Symbols ......................................................................................................... 110
8-2. Text and Numeric Elements ..................................................................................... 112
8-3. Technical Identifiers .................................................................................................. 112
8-4. Ladder Inputs ............................................................................................................ 113
8-5. Ladder Coils .............................................................................................................. 115
8-6. Counters and Timers ................................................................................................ 115
8-7. Counter/Timer State Terminology ............................................................................ 116
8-8. Timer/Counter Registers and Flags ........................................................................... 116
8-9. RTO Truth Table ..................................................................................................... 117
8-10. RTF Truth Table ...................................................................................................... 118
8-11. Effects of MCR and ZCL on Ladder Operation ........................................................ 120
8-12. Ladder Logic Commands .......................................................................................... 130
8-13. Ladder Modes of Operation ...................................................................................... 132
9-1. Operational Modes ................................................................................................... 144
9-2. Sequence States ......................................................................................................... 148
9-3. Compound Sequence State ....................................................................................... 150
10-1. ERCODE Parameter Messages ................................................................................. 164
11-1. FSMM02 Coding ..................................................................................................... 177
11-2. Redundant Output Fallback Values .......................................................................... 177
11-3. FBM201 to FBM205 and FBM208 Integration Time Factors .................................. 180
11-4. FBM01 to FBM05 Integration Time Factors ............................................................ 181
11-5. Equipment Control Blocks ........................................................................................ 182
11-6. Window Equipment Control Blocks ......................................................................... 200
B-1. FBM201, FBM201b, FBM201c, FBM201d Options ............................................... 217
B-2. FBM201, FBM201b, FBM201c, FBM201d Conversion Time Factors ..................... 218
B-3. FBM202 Options ..................................................................................................... 218
xv
B0700AG – Rev M Tables
xvi
Tables B0700AG – Rev M
xvii
B0700AG – Rev M Tables
xviii
Preface
This document is intended for use by process control and applications engineers. It provides theo-
retical, descriptive, and conceptual information for process control and process control database
configuration including block processing cycles, phasing, equipment control blocks, compounds,
and blocks. You should read this document prior to attempting any control configuration. Com-
plete block descriptions and lists of their parameters are found in Integrated Control Blocks Descrip-
tions (B0193AX) and Integrated Control Block Descriptions for FOUNDATION fieldbus Specific
Control Blocks (B0700EC).
This document describes control software concepts for the Field Control Processor 280 (FCP280)
and the Control Processor 270 (CP270). It includes information on new alarming features, con-
trol blocks, Fieldbus Modules, and other information.
NOTE
For information on control software concepts for the Control Processor 60 (CP60),
refer to Integrated Control Software Concepts (B0193AW).
Revision Information
For this revision of the document (B0700AG-M), the following changes were made:
Global
♦ Added the Field Control Processor 280 (FCP280).
Chapter 6 “Block Processing”
♦ Extensive re-writes in “Scan Period” on page 62.
Chapter 7 “Block/Process Alarming”
♦ Added “Discard Alarm Messages with Alarm Group 0” on page 82.
Chapter 9 “Sequence Logic”
♦ Added note to “Application States” on page 145 about the RSTMA parameter states.
♦ Added note to “Sequence States” on page 148 about the RSTACT parameter states.
Chapter 11 “Control Processor/Fieldbus Application Interface”
♦ Added “FCP280 and Equipment Control Blocks” on page 175.
♦ Added FBM support limits for the FCP280 to “The Interfaces – FBMs, FCMs, and
ECBs” on page 167.
♦ Added Figure 11-1 “Multiple FCP280s in The MESH Control Network (Simpli-
fied)” on page 169.
Appendix C “FBM – ECB Cross Reference”
♦ Added BCOM17 and PDISP to Table C-1.
♦ Added Table C-9 in “Intrinsically Safe I/O Subsystem (ISCM) Cards” on page 276.
♦ Added DIOSDM to Table C-10.
xix
B0700AG – Rev M Preface
Reference Documents
Refer to the following documents for additional information:
♦ Field Control Processor 280 (FCP280) User's Guide (B0700FW)
♦ Field Control Processor 280 (FCP280) Sizing Guidelines and Excel Workbook
(B0700FY)
♦ Field Control Processor 270 (FCP270) User's Guide (B0700AR)
♦ Field Control Processor 270 (FCP270) Sizing Guidelines and Excel Workbook
(B0700AV)
♦ Z-Module Control Processor 270 (ZCP270) User's Guide (B0700AN)
♦ Z-Module Control Processor 270 (ZCP270) Sizing Guidelines and Excel Workbook
(B0700AW)
♦ Field Device System Integrators (FBM230/231/232/233) User’s Guide (B0700AH)
♦ FOUNDATION fieldbus User's Guide for the Redundant FBM228 Interface (B0700BA)
♦ FOUNDATION fieldbus H1 Interface Module (FBM220/221) User Guide (B0400FD)
♦ PROFIBUS-DP™ Communication Interface Module (FBM223) User’s Guide
(B0400FE)
♦ HART® Communication Interface Modules User’s Guide (B0400FF)
♦ Modbus Communication Interface Module (FBM224) User’s Guide (B0400FK)
♦ DCS Fieldbus Modules for APACS+ Systems User’s Guide (B0700BK)
♦ DCS Fieldbus Modules for Westinghouse WDPF Systems User's Guide (B0400BA)
♦ DCS Fieldbus Modules for ABB MOD300 Direct I/O Systems with HART I/O Capabil-
ity User's Guide (B0700AE)
♦ Integrated Control Block Descriptions (B0193AX)
♦ Integrated Control Block Descriptions for FOUNDATION fieldbus Specific Control Blocks
(B0700EC)
♦ Object Manager Calls (B0193BC)
♦ PLC™ Interface Block Descriptions (B0193YQ)
♦ Process Operations and Displays (B0700BN)
♦ High Level Batch Language (HLBL) User's Guide (B0400DF)
♦ PLC Interface Block Descriptions (B0193YQ)
♦ Time Synchronization User’s Guide (B0700AQ)
♦ System Manager (B0750AP)
♦ System Management Displays (B0193JC)
♦ V8.x and V9.x System Error Messages (B0700AF)
♦ Measurement Integration (B0193RA)
♦ DIN Rail Mounted Subsystem User’s Guide (B0400FA)
♦ 100 Series Fieldbus Module Upgrade User's Guide (B0700BQ)
xx
Preface B0700AG – Rev M
For information on the Integrated Control Configurator (ICC) software, refer to the following
document:
♦ Integrated Control Configurator (B0193AV)
For information on the I/A Series Configuration Component (IACC) software, refer to the fol-
lowing documents:
♦ I/A Series Configuration Component (IACC) User's Guide (B0700FE)
♦ Learning to Use IACC (B0400BT)
♦ Intelligent Design Studio (IDS) Library for IACC (B0400BQ)
Most of these documents are available on the I/A Series Electronic Documentation media
(K0173WT). The latest revisions of each document are also available through our Invensys®
Global Customer Support at http://support.ips.invensys.com.
For information on the Foxboro Control Software (FCS, formerly known as InFusion), refer to
the following documents:
♦ Foxboro Control Software Deployment Guide (B0750BA) - Overview, Read First
♦ Foxboro Control Software Appearance Object Editor User's Guide (B0750AE)
♦ Foxboro Control Software Bulk Data Editor User's Guide (B0750AF)
♦ Foxboro Control Software Common Graphical Editor Features User's Guide (B0750AG)
♦ Foxboro Control Software Block Configurator User's Guide (B0750AH)
♦ Foxboro Control Software Control Database Deployment User’s Guide (B0750AJ)
♦ Foxboro Control Software PLB Ladder Logic Editor (B0750AK)
♦ Foxboro Control Software Sequence Block HLBL Editor User’s Guide (B0750AL)
♦ Foxboro Control Software Sequence Block SFC Editor User’s Guide (B0750AM)
♦ Foxboro Control Software Strategy Editor User’s Guide (B0750AN)
♦ Foxboro Control Software Configuration Utilities User’s Guide (B0750AZ)
♦ Foxboro Control Software Logic Block Editor and Troubleshooting Tool (B0750BL)
♦ Foxboro Control Software Scripting with Direct Access User's Guide (B0750BM)
♦ Implementing a DeviceNet Network on the I/A Series System (B0750CH)
♦ Using HART Instrumentation with the Foxboro Evo Process Automation System
(B0750CM)
♦ Implementing FOUNDATION fieldbus in Foxboro Control Software Applications
(B0750DA)
These documents are available on the Foxboro Control Software installation media kit (such as
K0201EK, shipped with FCS v5.0). The latest revisions of each document are also available
through our Invensys Global Customer Support at http://support.ips.invensys.com.
Conventions
The following conventions are used throughout this document:
♦ The Field Control Processor 280 (FCP280), Field Control Processor 270 (FCP270)
and the Z-module Control Processor 270 (ZCP270) are generally referred to as
controllers.
xxi
B0700AG – Rev M Preface
Name Meaning
AW Application Workstation
BPC Block Processing Cycle of the controller is the smallest resolution of time
in which the Compound Processor task can be scheduled to run
CSA Compound Summary Access
DCI Distributed Control Interface
ECB Equipment Control Block
FBM Fieldbus Module
FCM Fieldbus Communication Module
FCS Foxboro Control Software
FCP270 Field Control Processor 270
FCP280 Field Control Processor 280
FDSI Field Data System Integrator
GPS Global Positioning System
HDLC High-level Data Link Control protocol is the Master/Slave Protocol used
on top of several physical layers for FBM communication
IACC I/A Series Configuration Component
I/A Series Intelligent Automation Series
ICC Integrated Control Configurator
MTK Master TimeKeeper
OM Object Manager
PIO Peripheral I/O bus
STK Slave TimeKeeper
SMDH System Management Display Handler, the user interface for equipment
status and change actions
SOE Sequence of Events
UTC Universal Coordinated Time
ZCP270 Z-module Field Control Processor 270
xxii
1. Compounds and Station Blocks
This chapter gives an overview of compounds and blocks, including compound functions,
attributes, and access, and compound/block alarming, phasing, and parameters. This chapter
also covers the station compound or block and shadow parameters.
Process control for I/A Series systems is based on the concepts of compounds and blocks. A com-
pound is a logical collection of blocks that performs a control strategy. A block is a member of a
set of algorithms that performs a certain control task within the compound structure. Figure 1-1
shows the compound/block relationship.
The compound provides the basis for the integration of:
♦ Continuous control
♦ Ladder logic
♦ Sequential control.
Within this structure, any block in any compound can be connected to any other block in any
other compound in the system. The entire compound structure can be viewed through the work-
station FoxView display.
The block contains parameters that have values of the types: Real, Boolean, Packed Boolean,
Boolean Long, Integer, or String.
1
B0700AG – Rev M 1. Compounds and Station Blocks
CONFIGURATOR
CONTROL PROCESSOR
BLOCK BLOCK BLOCK BLOCK BLOCK BLOCK BLOCK BLOCK BLOCK BLOCK BLOCK BLOCK
PROCESS
Compound Functions
The compound supports the following functions for the related blocks:
♦ Process alarm priority, alarm inhibiting, and alarm grouping
♦ Sequence status notification (see “Sequential Control Block States” on page 144)
♦ Phasing for execution load leveling at execution time.
The compound rules are:
♦ Multiple compounds can be executed within the same station
♦ A single compound cannot cross station boundaries
♦ Blocks in different compounds can be interconnected across station boundaries
♦ Every compound must have a unique name.
2
1. Compounds and Station Blocks B0700AG – Rev M
Compound/Block Phasing
A user-defined phase number can be assigned to each compound using a range of integer values
that varies with assigned period.
Phasing allows the starting time of one compound/block to lead or lag the starting time of
another compound/block, thereby leveling the block processor load.
Compound Attributes
The compound has the following attributes:
On/Off: Parameter that enables or disables the execution of all blocks within the
compound, where: 1 = on; 0 = off.
3
B0700AG – Rev M 1. Compounds and Station Blocks
Compound Access
Both compounds and blocks have a set of parameters that comprise the user interface. To access a
compound parameter value, use the following convention:
Compound.Parameter
where:
♦ Compound has (up to) a 12-character name
♦ Parameter has (up to) a 6-character name.
Compound/Block Parameters
Compound and block parameters contain values that are of one of the types Real, String, Integer,
Short Integer, Long Integer, Boolean, Packed Boolean, Packed Long, or Character.
Additionally, parameters are defined as being configurable, and either connectable/settable, not
connectable/not settable, or a combination that is dependent upon the compound, block, and
state.
Configurable Parameters
Configurable parameters are those parameters that can be defined through a control configurator.
They can be displayable only, or displayable and editable.
NOTE
For I/A Series controller software, V8.4 and later, any non-zero value entered for a
Boolean parameter will result in the parameter value being set to one, without
exception. The Boolean value in the controller will be set to zero only when the user
specifically configures a zero.
Also be aware that the ICC workfile value will contain the value entered by the user,
so that if an “illegal” value (any value other than zero or one) is entered, there will
be a mismatch between the content of the workfile and the value in the controller.
This will not affect the process.
Connectable Parameters
Connectable parameters are those parameters of the user interface in which secured, change-
driven connections may be made between network stations, or as local direct connections within
the same station.
Each connection consists of a connectable source and a connectable sink. Output parameters (all
outputs are connectable) are sources, while input parameters may be a sink or a source, or both.
Certain parameters that may be considered functional inputs, such as SPT in the PID blocks, and
RATIO in the RATIO block, are settable but not connectable.
A connectable parameter has a value record that contains the parameter’s value, its status, and its
designated value type (Real, Boolean, or Integer). Its status consists of the following Boolean attri-
butes:
4
1. Compounds and Station Blocks B0700AG – Rev M
Out-of-Service (OOS)
Defines the validity of the data. This flag is set and reset by the block
algorithm. The OOS status usually originates from I/O type blocks (for
example, AIN, COUT) which detect abnormal I/O conditions, for exam-
ple, that the Fieldbus Module (FBM) is out-of-service, or that the com-
pound containing the block of the I/O parameter is turned OFF.
Secure Defines the conditional settability status of the parameter. The secure flag
is set and reset by the block algorithm. A settable parameter can only be
written if it is not secured. For example, a remote set point, RSP, is unse-
cured and settable when it is not connected. When connected, the param-
eter is secured and not settable.
Bad Defines the validity of the data. This flag is set and reset by the block
algorithm. The Bad status usually originates from I/O type blocks (for
example, AIN, COUT) which detect abnormal I/O conditions such as a
bad FBM, type mismatch, bad channel status, or out-of-range conditions.
You can access certain status bits of a parameter value record as explicit connections in control
schemes, by using Boolean connection extensions. Certain CALC and LOGIC block instructions
also have this capability, and user tasks can access these variables implicitly within their specific
algorithms.
In addition, the BAD status of an I/O block’s value record is made available as a unique Boolean-
type connectable output parameter. This value can be accessed explicitly by any other block or
task.
Input Parameters
Input parameters are connectable types that are the receivers of data from other connectable
parameters via a path connection.
If no source path is specified during configuration, then the resident data of the value record is the
actual “source” of data. It can be either the initial default or configured value, or a new value
through a SET call to the input parameter.
If a source path is specified, then the data value is an output parameter of the same or another
block, or a shared variable, thereby securing the input. By linking a shared variable to a block
input during configuration, you can establish a long-term secured connection between a remote
application program and the block input.
Output Parameters
All output parameters are connectable data sources that have value records. There are two types:
settable and nonsettable.
The settability of a settable output is controlled by the secured status of the value record. The
secured status is dependent on whether the block’s operational mode is in Auto or Manual.
In either Auto or Manual, nonsettable output parameters cannot be written by any other source
under any conditions.
Settable outputs may be conditionally released by the block algorithm in the Manual mode.
5
B0700AG – Rev M 1. Compounds and Station Blocks
In Manual, the block unsecures settable output parameters. They can then be written by other
tasks via SET calls. When the block switches to Auto, the block secures and updates its own
output parameter(s).
Nonconnectable Parameters
Nonconnectable parameters have no value records and are not linkable. They mainly consist of
string-type variables like NAME, or nonsettable parameters that are used in the configurator only,
for example, block options. Local algorithm variables are also nonconnectable.
Nonconnectable parameters are generally accessible through GET calls.
There is also a class of nonconnectable input parameters that comprise the block user interface
which can be manipulated through SET calls. An example is an alarm deadband.
Compound Parameters
Refer to Integrated Control Block Descriptions (B0193AX) and PLC Interface Block Descriptions
(B0193YQ) for a detailed description of specific compounds and their parameters.
6
1. Compounds and Station Blocks B0700AG – Rev M
Controller load is the total control block load, that is, the load value for continuous blocks,
sequence blocks, and I/O. When the station initializes, the load calculation switch is automati-
cally set to false and remains in that state under normal operation. You enable (or disable) the
loading calculations at the Station Block display by toggling the ACTIVE pick.
You may synchronize the calculations to start at a specified phase number, LODPHS, or to start at
the current phase. You request synchronization, at the block display, by setting the LODSYN
input to true and toggling the STATION block to INACTIVE then ACTIVE.
LODPHS is specified in phase numbers corresponding to one minute and normalized to the sys-
tem BPC; for example, the default system BPC is 0.5 seconds which normalizes the one minute
period to 120 frames, giving LODPHS a domain of 0 to 119 (modulo 120). Thus, each load out-
put is computed in the BPC frame equal to LODPHS plus their index.
You may also specify the sampling period, LODPER. The value limit is 10 * BPC to 3600 sec-
onds. Default is 10 * BPC.
The station calculates separate load values for ten consecutive BPCs. On the tenth cycle, the sta-
tion calculates two separate averages of the ten most recent cycles – one to calculate the load for
continuous blocks and the other for the station load (continuous and sequence blocks).
At this time, all 22 load values are copied to the Station block output parameters (connectable,
nonsettable). After the tenth cycle, the station suspends calculation until the sampling period
expires, when the calculation cycles begin again. The station makes these calculations every sam-
pling period until the loading calculations are disabled.
Since the real-time clock has a resolution of 10 ms, the load value accuracies are as follows:
7
B0700AG – Rev M 1. Compounds and Station Blocks
Peer-to-Peer Status
The Station Block supplies status and performance data on the station’s peer-to-peer communica-
tions. The performance and status information provided is as follows:
♦ the current number of peer-to-peer control block input connections configured in the
control data base.
♦ a counter that contains the current number of peer-to-peer connections that have
never been made.
♦ a counter that contains the current number of peer-to-peer connections whose source
blocks or compounds have been deleted via a control configurator.
♦ a counter that contains the current number of peer-to-peer connections that have
been disconnected due to a loss of peer-to-peer communications with the source
station.
Deleted connection errors are temporary. When a station is checkpointed following the deletion
of any of its control blocks, the status of any peer-to-peer sink connections to these blocks in
other stations are changed from deleted to not found, and the station updates the not found and
deleted counters accordingly.
The station software updates counters every two minutes.
Database Security
The Station block contains a database security parameter, Configuration Option (CFGOPT).
When CFGOPT is true, database changes to any active block or Equipment Control Block
(ECB) are disabled. The block is active if the compound in which it resides is ON, and the ECB
is active if it is ON.
Time/Date
The Station block contains five parameters, YEAR, MONTH, DAY, HOUR, and MINUTE
which provide user access to the system clock. These parameters are updated every 30 seconds by
the station block software.
Time Synchronization
The I/A Series system supports time synchronization using either an externally maintained source
of Universal Coordinated Time (UTC) from Global Positioning System (GPS) satellites or an
internal source using proprietary software. UTC is the international time standard (commonly
referred to as Greenwich Mean Time or GMT).
Time synchronization within an I/A Series system synchronizes controllers to provide accurate
timestamps for event and data reporting throughout the system. Time stamping is used for
Sequence of Events (SOE) evaluation, transient data recording (TDR), and alarm messages.
8
1. Compounds and Station Blocks B0700AG – Rev M
Overview
A Master TimeKeeper (MTK), residing in an Application Workstation (AW), maintains the time
source and distributes the system time to all other stations on the control network. A Slave Time-
Keeper (STK) receives time information from the MTK and keeps itself synchronized with the
MTK, and thus with all other stations in the control network. STKs reside in all controller and
FCM100Et modules in the control network.
The MTK determines the time for synchronizing all slave stations by using either the AW’s real-
time clock (internal time source) or the optional GPS receiver and time strobe generator (external
time source).
For complete information on time synchronization, refer to Time Synchronization User’s Guide
(B0700AQ).
9
B0700AG – Rev M 1. Compounds and Station Blocks
10
2. Blocks
This chapter defines the path for block parameters, describes the common block parameters, lists
all block types, and lists the control stations that host each type of control block.
A block has one or more inputs/outputs and performs a predefined process function that has been
prespecified by an algorithm.
There are continuous, sequence, and ladder logic block function types that can be mixed and
matched to satisfy your integrated control needs.
This section briefly defines the block set. However, detailed information can be found in
Integrated Control Block Descriptions (B0193AX).
Block Attributes
A block has the following attributes:
NAME Name is a user-defined string that must be unique within the compound
and up to 12 characters in length. The name can be any mix of numerics
(0 to 9), upper case alphabetics (A to Z), and the underscore (_).
TYPE Type is a system-defined name (up to six characters) that identifies the
algorithm control function.
In the Integrated Control Configurator, for example, you can enter the
block-type string (for example, MAIN) or you can select the desired type
from a block type list. To display the block type list, select SHOW from
the menu-bar and select BLOCK TYPE NAMES from the SHOW menu.
Type is entered as a string, but is stored in the database as an indexed inte-
ger. (The Object Manager (OM) Get command retrieves this integer
value, not the string.) Therefore, to be consistent with the database, the
parameter tables in Integrated Control Block Descriptions (B0193AX) list
the data type as an integer.
Block Access
To access a block parameter value from outside the resident compound, you must use the entire
path:
Compound:Block.Parameter
Connectivity between blocks in different compounds is through this same convention, whether
the compounds are in the same or different stations.
To connect to either a block parameter value from another block within the same compound, or
to a parameter value from within the same block, you can use:
:Block.Parameter
Since block names do not have to be unique across compounds, the following example shows two
compounds, REFLUX and EN_BAL, each having a block called F100.
11
B0700AG – Rev M 2. Blocks
REFLUX EN_BAL
Block Parameters
Like compounds, each block contains select parameters that serve as the inputs and outputs of
their respective functions. These parameters follow the same conventions as compound parame-
ters regarding their value types and connectability/settability.
NOTE
For I/A Series controller software, v8.4 and later, any non-zero value entered for a
Boolean parameter will result in the parameter value being set to one, without
exception. The Boolean value in the controller will be set to zero only when the user
specifically configures a zero.
Also be aware that the ICC workfile value will contain the value entered by the user,
so that if an “illegal” value (any value other than zero or one) is entered, there will
be a mismatch between the content of the workfile and the value in the controller.
This will not affect the process.
For information on accessing block parameters from a user task, refer to Object Manager Calls
(B0193BC).
Common Parameters
All blocks, with exceptions as noted, have the following common parameters:
12
2. Blocks B0700AG – Rev M
TYPE Type is a system-defined name (up to six characters) that identifies the
algorithm control function.
Type is entered as a string, but is stored in the database as an indexed inte-
ger. (The Object Manager Get command actually retrieves this integer
value, not the string.) Therefore, to be consistent with the database, the
parameter tables in Integrated Control Block Descriptions (B0193AX) list
the TYPE parameter’s data type as an integer.
PHASE Phase is an integer input that causes the block to execute at a specific BPC
within the time determined by the PERIOD. For instance, a block with
PERIOD of 3 (2.0 sec) can execute within the first, second, third, or
fourth BPC of the 2-second time period, assuming the BPC of the
Control Processor is 0.5 sec. “Block Phasing” on page 64 provides further
details.
INITMA Initialize Manual/Auto specifies the desired state of the MA input during
initialization:
0 = Manual
1 = Auto
2 = No change, except if a reboot, use the MA state specified in the check-
point file
The BLNALM and Data Variable blocks do not have the INITMA
parameter.
13
B0700AG – Rev M 2. Blocks
LOCKRQ Lock Request is a boolean input which can be set true or false only by a set
command from the LOCK U/L toggle key on workstation displays. When
LOCKRQ is set true in this fashion a workstation identifier accompany-
ing the set command is entered into the LOCKID parameter of the block.
Thereafter, set requests to any of the block’s parameters are honored (sub-
ject to the usual access rules) only from the workstation whose identifier
matches the contents of LOCKID. LOCKRQ can be set false by any
workstation at any time, whereupon a new LOCKRQ is accepted, and a
new ownership workstation identifier written to LOCKID. The MSG and
DCI output blocks do not have the LOCKRQ parameter.
LOCKID Lock Identifier is a string identifying the workstation which has locked
access to the block via a successful setting of LOCKRQ. LOCKID has the
format LETTERBUG:DEVNAME, where LETTERBUG is the
6-character letterbug of the workstation and DEVNAME is the 1-6 char-
acter logical device name of the Display Manager task. The MSG and
DCI output blocks do not have the LOCKID parameter.
Editing Parameters
You may edit block parameters with a control configurator. Refer to the user document associated
with control configurator you are using for a description of compound and block editing
functions.
14
2. Blocks B0700AG – Rev M
ACCUM The ACCUM block integrates a real input (rate or pulse count) signal
(Accumulator) and scales it to produce a real output quantity of the running total.
Inputs are provided to let you clear, preset, and hold the accumulator
output.
AI1, 2 The AI block connects to an AI function block in a FOUNDATION
(Analog Input) fieldbus (FF) H1 device via an FBM228 to read an analog measure-
ment input and status data. The AI block supports AI function block
configuration through parameters that are downloaded by the FBM228
into the AI function block in the FF H1 device. The AI block provides
absolute and bad point alarming of the analog input, and other stan-
dard input block alarm functions. It also provides a simulation option.
AIN The AIN block supports a single input from an analog-type FBM.
(Analog Input) Provisions exist to condition, scale, clamp, and filter the input, and
alarm the hardware status and output value.
AINR The AINR block supports a single input point from two redundant
(Redundant Analog analog-type FBMs. Provisions exist to condition, scale, clamp, and filter
Input) the selected input, and alarm the hardware status and output value.
ALMPRI The ALMPRI block is used to dynamically reassign the priority of an
(Alarm Priority Change) alarm point.
AO1, 2 The AO block connects to an AO function block in a FOUNDATION
(Analog Output) fieldbus (FF) H1 device via an FBM228 to write an analog output to
the AO function block. The AO block supports AO function block
configuration through parameters that are downloaded by the FBM228
into the AO function block in the FF H1 device. The AO block pro-
vides
bad point alarming of the analog output readback value, and other
standard output block alarm functions. It also provides failsafe and sim-
ulation options, and supports cascade initialization.
AOUT The AOUT block provides an auto/manual with bias (AMB) function.
(Analog Output) It biases, clamps, and conditions the input and drives a single output
point within an analog-type FBM. Provisions exist to alarm the hard-
ware status of the connected FBM.
AOUTR The AOUTR block provides an auto/manual with bias (AMB) func-
(Redundant Analog tion. It biases, clamps, and conditions the input and drives a single out-
Output) put point via a dual pair of redundant analog-type FBMs. Provisions
exist to alarm the hardware status when both FBMs have bad status.
BIAS The BIAS block produces an output that is the sum of the two input
(Bias) values, MEAS and BIAS, each of which can be scaled independently.
The block supports measurement alarm messages. It does not support
output alarm messages. The BIAS block supports cascade
initialization.
BIN The BIN block receives one binary value from an external device via a
(Binary Input) Distributed Control Interface (DCI).
15
B0700AG – Rev M 2. Blocks
BINR The BINR block receives one binary value from an external device. The
(Binary Input, source of the value can be specified as either two or three redundant
Redundant) inputs. The redundant inputs can either be in the same device or in dif-
ferent devices. The block’s selection algorithm determines which of the
two or three input values is presented to the control strategy as the
block output. BINR supports connectivity of I/A Series control stations
to various FBMs via a Distributed Control Interface (DCI).
BLNALM This block provides independent state-change alarm messages for each
(Boolean Alarm) of eight Boolean-type inputs.
BOOL This block provides the capability of creating a settable and configu-
(Boolean Data Variable) rable boolean data value for use by other control blocks.
BOUT The BOUT block sends one binary value to an address in an external
(Binary Output) device. It also continuously reports, to the I/A Series system, any
changes made by the device to the value at this address. BOUT sup-
ports connectivity of I/A Series control stations to various FBMs via a
Distributed Control Interface (DCI).
BOUTR1 The BOUTR block can send one binary value to either two or three
(Binary Output, redundant outputs. The outputs may be in the same or different exter-
Redundant) nal devices. An arbitration algorithm determines which of the two or
three readback values is to be used. The BOUTR block supports
connectivity of I/A Series control stations only to DCS FBMs for
migration of APACS+ process automation systems.
CALC The Calculation block provides up to 50 sequentially executed arithme-
(Calculator) tic and logical operations. It has the capability of a programmable scien-
tific calculator.
CALCA The CALCA block adds dual-operand efficiency to many mathematical
(Advanced Calculation and logical calculation operations.
Block)
CHARC This block converts a real input to a real output using a table lookup of
(Characterizer) piecewise linear segments. Up to 20 segments can be used.
CIN The CIN block supports a single input point from a digital input type
(Contact Input) FBM. The block also provides an input inversion option.
CINR1 The CINR block receives redundant input values for a single digital
(Contact Input, input process point from two digital input type FBMs. Based on the
Redundant) quality of the two inputs and the user specification of a default selec-
tion, one of the inputs is chosen for use in the control strategy. The
CINR block provides bad point and state alarming of the digital input,
and other standard I/A Series block alarm functions. The block also
provides input inversion and simulation options. The CINR block
supports connectivity of I/A Series control stations to DCS FBMs for
migration of APACS+ process automation systems.
COUT The COUT block writes single output to a digital type FBM. The
(Contact Out) block also provides an output pulsing option.
16
2. Blocks B0700AG – Rev M
COUTR1 The COUTR block drives a single contact output point to two digital
(Contact Out FBMs. It provides output pulsing and simulation mode options. Bad
Redundant) point alarming is indicated when both FBMs are bad or the primary
and secondary contact output readback point values are bad. Failsafe is
indicated when both outputs have been driven to failsafe. The block
also provides an option to use the last good value for the contact output
when the contact input is in error, bad, or out of service. The COUTR
block supports connectivity of I/A Series control stations to redundant
FBM240 modules and DCS FBMs for migration of APACS+ process
automation systems.
DEP This block contains user-programmable statements that can manipulate
(Dependent Sequence) compound or block parameters, or shared variables. It can also activate
other sequence and monitor blocks, along with sending messages to dis-
plays and historians.
A Dependent Sequence block’s execution is automatically delayed while
any Exception Sequence block in the same compound is running.
DGAP This block outputs two discrete output values that can be used for
(Differential Gap) on/off control of bi-state or tri-state actuated final actuator devices. The
outputs depend on the difference between the measurement, set point,
and adjustable error GAP. The DGAP block does not support cascade
initialization.
DI1, 2 The DI block connects to a DI function block in a FOUNDATION field-
(Digital Input) bus (FF) H1 device via an FBM228 to read a digital input and status
data. The DI block supports DI function block configuration through
parameters that are downloaded by the FBM228 into the DI function
block in the FF H1 device. The DI block provides bad point alarming
of the digital input and other standard I/A Series block alarm functions.
It also provides a simulation option.
DO1, 2 The DO block connects to a DO function block in a FOUNDATION
(Digital Output) fieldbus (FF) H1 device via an FBM228 to write a digital output to the
DO function block. The DO block supports DO function block con-
figuration through parameters that are downloaded by the FBM228
into the DO function block in the FF H1 device. The DO block pro-
vides
bad point alarming of the digital output readback value, and other stan-
dard output block alarm functions. It also has failsafe and simulation
options, and supports cascade initialization.
DTIME This block delays the input a specific length of time before making it
(Deadtime) available at the output. It is typically used to simulate process transport
delay and to compensate feed-forward signals.
EVENT The EVENT block provides message reporting for a sequence of state-
(Sequence of Events) change events detected in a contact input FBM. The connected FBM
must be an input-only type.
17
B0700AG – Rev M 2. Blocks
18
2. Blocks B0700AG – Rev M
LLAG This block performs dynamic signal compensation by making the out-
(Lead-Lag) put dynamically lead or lag the input.
LOGIC The Logic block provides 15 sequentially-executed logical functions.
(Logic)
LONG This block provides the capability of creating a settable and configu-
(Long Integer Data rable long integer data value for use by other control blocks.
Variable)
MAI1, 2 The MAI block connects to a MAI function block in a FOUNDATION
(Multiple AI) fieldbus (FF) H1 device via an FBM228 to read multiple analog mea-
surement inputs and status data. The MAI block supports MAI func-
tion block configuration through parameters that are downloaded by
the FBM228 into the MAI function block in the FF H1 device. The
MAI block provides absolute and bad point alarming of the analog
inputs, and other standard input block alarm functions. It also provides
a simulation option. It provides up to eight milliseconds-since-mid-
night timestamps for its values from FOUNDATION fieldbus (one per
analog input and output).
MAIN The MAIN block supports up to 8 inputs from an analog-type FBM.
(Multiple Analog Input) An internal channel for a temperature reference sensor is also provided.
MAO1, 2 The MAO block connects to a MAO function block in a FOUNDA-
(Multiple AO) TION fieldbus (FF) H1 device via an FBM228 to write multiple analog
outputs to the MAO function block. The MAO block supports MAO
function block configuration through parameters that are downloaded
by the FBM228 into the MAO function block in the FF H1 device.
The MAO block provides bad point alarming of the analog output
readback values, and other standard output block alarm functions. It
also provides failsafe and simulation options, and supports cascade
initialization. It provides up to eight milliseconds-since-midnight time-
stamps for its values from FOUNDATION fieldbus (one per analog input
and output).
MATH The MATH block provides a set of mathematics functions for special-
(Mathematics) ized control needs.
MCIN The MCIN block supports up to 32 inputs from digital input type
(Multiple Contact Input) FBMs.
MCOUT The MCOUT block supports up to 16 digital outputs to a digital type
(Multiple Contact Out) FBM.
MDI 1, 2 The MDI block connects to a MDI function block in a FOUNDATION
(Multiple Discrete fieldbus (FF) H1 device via an FBM228 to read multiple discrete mea-
Input) surement inputs and status data. The MDI block supports MDI func-
tion block configuration through parameters that are downloaded by
the FBM228 into the MDI function block in the FF H1 device. The
MDI block provides absolute and bad point alarming of the discrete
inputs, and other standard input block alarm functions. It also provides
a simulation option. It provides up to eight milliseconds-since-mid-
night timestamps for its values from FOUNDATION fieldbus (one per
discrete input and output).
19
B0700AG – Rev M 2. Blocks
20
2. Blocks B0700AG – Rev M
PAKINR3 The PAKINR block reads one set of redundant Packed Boolean inputs,
(Packed Input each up to 32 bits of discrete data from an external device. Each bit rep-
Redundant) resents a binary value having opposing states, such as ON and OFF, or
START and STOP. The PAKINR block supports connectivity of
I/A Series control stations to various FBMs via a Distributed Control
Interface (DCI). It accepts redundant inputs from a single device
hosted by a DCI FBM (single or redundant), from separate devices
hosted by the same DCI FBM (single or redundant) or different non-
redundant DCI FBMs, or from the same device with redundant con-
nections to different non-redundant DCI FBMs. It provides a millisec-
onds-since-midnight timestamp for its values from FOUNDATION
fieldbus, dual or triple modular redundancy, and a simulation mode of
operation.
PAKOUT The PAKOUT writes up to 32 bits of discrete data to an external
(Packed Output) device. Each bit represents a binary value having opposing states, such
as ON and OFF, or START and STOP. The PAKOUT block supports
connectivity of I/A Series control stations to various FBMs via a
Distributed Control Interface (DCI).
PATALM This block compares the relationship of up to 16 Boolean inputs to a
(Pattern Alarm) user-specified pattern.
PATT The PATT block provides pattern matching capability for 16-bit
(Pattern Match) patterns.
PID The PID block provides the functions of the traditional interacting
(Proportional, Integral, 3-term controller. The PID block supports cascade initialization.
Derivative) The PIDA (with FBTUNE and FFTUNE when necessary) is recom-
mended for use in all PID applications. The PIDA block has all of the
functionality of the older PID algorithms plus additional functionality.
PIDA The PIDA block implements continuous PID or dead-time feedback
(Proportional, Integral, and additive and multiplicative feedforward control of an analog loop,
Derivative, Advanced) providing advanced features beyond those of the PID and PIDX blocks.
PIDE This block provides the same capability as the PID block with the addi-
(PID with EXACT™) tion of the EXACT Self-Tuning algorithm.
PIDFF1, 2 The PIDFF block acts as an interface to a PID function block in a
(FOUNDATION fieldbus FOUNDATION fieldbus (FF) H1 device via an FBM228. The PID func-
Proportional, Integral, tion block provides the functions of the traditional interacting 3-term
Derivative) controller and supports cascade initialization.
PIDX This block provides the same capability as the PID block, with optional
(PID Extended) capability for nonlinear gain compensation, sampling mode, and batch
control preload.
PIDXE This block adds the EXACT algorithm to the PIDX block.
(PID Extended
with EXACT)
PLB The Programmable Logic Block supports ladder logic executing in an
(Programmable FBM. The block provides 32 input and 32 output parameters.
Logic Block)
21
B0700AG – Rev M 2. Blocks
PLSOUT The PLSOUT block allows the control strategy or operator to output
(Pulse Output) ON and OFF, or START and STOP, type commands through momen-
tary pulsed outputs on two separate lines, one for each state. PLSOUT
supports connectivity of I/A Series control stations to various FBMs via
a Distributed Control Interface (DCI).
PTC This block performs the functions of a proportional-time on/off con-
(Proportional Time troller. The PTC block does not support cascade initialization.
Controller)
RAMP This block performs a general purpose ramp function.
(Ramp)
RATIO This block computes an output that is the scaled multiplication of a
(Ratio) measurement input with a ratio set-point input. The RATIO block
supports cascade initialization.
REAL This block provides the capability of creating a settable and configu-
(Real Data Variable) rable real data value for use by other control blocks.
REALM The REALM block optionally supports three types of alarming:
(Real Alarm) ♦ High-low absolute alarming on the measurement.
♦ Rate-of-change alarming on the measurement.
♦ High-low deviation alarming on the difference between measure-
ment and set point.
RIN The RIN block receives one real value from an external device. It pres-
(Real Input) ents that value, after input processing, at parameter RINP. The RIN
block supports connectivity of I/A Series control stations to various
FBMs via a Distributed Control Interface (DCI).
RINR The RINR block receives one real value from an external device. The
(Real Input, Redundant) source of the value can be specified as either two or three redundant
inputs. The redundant inputs can either be in the same device or in dif-
ferent devices. Each of the redundant inputs is independently scaled,
limited, and converted into engineering units before the block’s selec-
tion algorithm is invoked to determine which of the two or three inputs
is set into parameter RINP. The RINR block supports connectivity of
I/A Series control stations to various FBMs via a Distributed Control
Interface (DCI).
ROUT The ROUT block sends one real value to an address in an external
(Real Output) device. It also continuously reports any changes made by the device to
the value at this address. ROUT is used in a Distributed Control
Interface (DCI). DCI blocks support connectivity of I/A Series control
stations to various FBMs via a general purpose interface.
ROUTR1 The ROUTR block can send one real value to either two or three
(Real Output, redundant outputs. The outputs may be in the same or different exter-
Redundant) nal devices. The output value is clamped or limited, and then converted
into engineering units before being sent to the redundant outputs. An
arbitration algorithm determines which of the two or three readback
values is used. The ROUTR block supports connectivity of I/A Series
control stations only to DCS FBMs for migration of APACS+ process
automation systems.
22
2. Blocks B0700AG – Rev M
SIGSEL This block examines up to eight inputs and produces an output depen-
(Signal Selector) dent upon a relational selection option.
STALM The STALM block serves as an alarm annunciator to activate the
(State Alarm) I/A Series alarm mechanism upon alarm conditions detected by an
external source.
STATE The STATE block outputs selected 16-bit patterns.
(State)
STRIN The STRIN block receives one string value from an external device.
(String Input) STRIN supports connectivity of I/A Series control stations to various
FBMs via a Distributed Control Interface (DCI).
STRING This block provides the capability of creating a settable and configu-
(String Data Variable) rable string data value for use by other control blocks.
STROUT The STROUT block sends a string output to an external device.
(String Output) STROUT supports connectivity of I/A Series control stations to
various FBMs via a Distributed Control Interface (DCI).
SWCH This block selects either of two independent inputs. Each input can be
(Switch Position a real, integer, or Boolean variable. The SWCH block supports cascade
Selector) initialization.
TIM This block keeps track of time while control strategies are executing.
(Timer Sequence)
UNIVFF1, 2 The UNIVFF block provides an interface between the control proces-
(Universal sor and a resource, transducer or device function block operating in a
FOUNDATION fieldbus) FOUNDATION fieldbus (FF) H1 device. The function block type can be
any FOUNDATION fieldbus device block type not supported by a dedi-
cated FOUNDATION fieldbus function block such as AI or AO. (See
B0700EC for the list of dedicated FOUNDATION fieldbus function
blocks.) Communications are performed via an FBM228.
VLV This block is typically used to operate two related output contacts
(On-Off Valve Control) which open or close a valve on an ON/OFF basis.
1. New blocks for use in the FCP280, FCP270 and ZCP270.
2. New blocks for use with FOUNDATION fieldbus, and described in Integrated Control Block Descrip-
tions for FOUNDATION fieldbus Specific Control Blocks (B0700EC).
3. New blocks for use in FDSI.
23
B0700AG – Rev M 2. Blocks
acknowledgement from an SSC-related application. This allows applications unable to send the
acknowledgement to use the I/A Series SCC options without hindrance.
From the station block Supervisory Groups, you can:
♦ enable or disable SSC for any group
♦ request fallback status for a group,
♦ enable or disable a fallback timer.
SSC is supported in the FCP280, FCP270 and ZCP270 control processors.
Digital Supervisory
Input Enable
Enable
To
From Process
Process
Disable
PIDA or AOUT
AIN RATIO
IBlock Block
Block
24
3. Block Characteristics
This chapter describes common aspects of block characteristics, including implicit and explicit
block initialization, PRIBLK configuration, configuring cascade schemes, and error handling,
as well as clamping, scaling, secure/release, control block fail-safe strategy, and the PID hold
constraint.
Block Initialization
The need for block initialization exists when:
♦ Compounds switch from OFF to ON
♦ Blocks recover from re-established connections or from bad process inputs
♦ Blocks change modes (for example, from Manual to Auto)
♦ Controller blocks in cascade schemes return from open loop conditions
♦ The Control Processor is rebooted
♦ A block or compound is modified or added during on-line configuration while the
compound is ON
♦ The Control Processor recovers from a power failure.
Initialization within controller-type blocks is performed without bumping the process. Achieving
proper initialization depends upon the features available in each type of block and how blocks are
interconnected in a particular control scheme.
There are two types of initialization, referred to as implicit and explicit. Implicit initialization is
the execution of block-specific start-up and validation logic which occurs whenever any block
begins execution within the control strategy, and not thereafter. Explicit initialization is the
bumpless return to control following any disruption of control. It is a process involving multiple
blocks within a cascade, and is a response to exception situations which can occur at any time. All
blocks support implicit initialization, but only controller and output-type blocks, which require
the bumpless transfer function, support both implicit and explicit initialization.
Implicit Initialization
All blocks perform implicit initialization when requested to start up. This occurs automatically
when the compound is first switched on, after a block is modified, on a reboot, after a power fail
recovery, or when a block is added to an existing compound through the on-line configuration
process.
Validation logic is performed by the block to check the integrity of its block record. Critical, “con-
figuration only” (that is, nonconnectable/nonsettable) parameters are checked to make certain
that they are within acceptable values prior to start-up.
If any of these inputs are not within acceptable limits, the block is declared undefined and enters
the Undefined state (refer to “Block States” on page 39). In this state, the block is not processed
and the status of all its connectable parameters is set to Release and Bad.
25
B0700AG – Rev M 3. Block Characteristics
INITMA sets a block’s MA parameter during the execution cycle in which the block implicitly
initializes. The default is 1 (Auto), but INITMA is overridden if the MA parameter has an estab-
lished linkage. Note that INITMA overrides the MA value set by a checkpoint file or by a power
failure recovery.
Explicit Initialization
Introduction
Controller-type and output-type blocks must initialize to the current state of the process. This
means that output block reads back the current state of the device and causes the upstream blocks
control action to initialize to the present state of the process and/or manipulated variable.
The order in which cascaded blocks initialize is in the opposite order that they normally execute.
When controller-type and output-type blocks are cascaded in a control scheme, the open-loop
effects of any downstream block action must be propagated to upstream block(s). This ensures
bumpless return to the current state when the downstream block returns to closed-loop operation.
Blocks that support explicit cascade initialization have two connectable parameters. They are
BCALCI (back calculation in) and BCALCO (back calculation out) which are real input/output
parameters. These parameters have two status bits (INITU - Initialize Unconditional, and INITC
- Initialize Conditional) which are used to notify upstream blocks of the need for initialization
and a PRIBLK acknowledgment request bit (INITC) to ensure that the upstream block does not
initialize until the downstream block acknowledges that it is initialized.
When a block sees one of these status bits (INITU or INITC) set in its BCALCI parameter, it
performs the specified initialization algorithm and sets one of the status bits in its BCALCO
parameter. The BCALCO parameter is connected to the BCALCI of an upstream block as shown
in Figure 3-1.
SPT SPT
RSP OUT RSP OUT MEAS
PID
PID AOUT
FBK FBK
BCALCO MEAS BCALCI BCALCO MEAS BCALCI BCALCO OUT
Manipulated Variable
PNT PNT
AIN
AIN PNT_NO
FBM
Secondary Process Variable HW #204
Primary Process Variable
4AI/4AO
When an elaborate initialization scheme is required, you can connect the INITU or INITC status
bits to Boolean logic.
26
3. Block Characteristics B0700AG – Rev M
To provide the bumpless transfer to normal, the BCALCO value of the downstream block is
passed to the BCALCI value of the upstream block when the latter executes.
PRIBLK is a block parameter that allows cascade schemes to initialize properly without bumping
the process during initial start-up and any return to closed-loop operation. These open loop con-
ditions can occur at any point within the cascade.
PRIBLK extends the Explicit Initialization logic to allow cascades to be configured between com-
pounds, between CPs, or between blocks having different block periods. Thus, there are no
boundary restrictions that affect the PRIBLK connections. Also, there is no limitation to the
block period assignment to each level of the cascade, other than process sampling considerations.
PRIBLK is supported by the:
♦ PID, PIDE, PIDX, PIDXE, PIDA, RATIO, BIAS, SWCH, OUTSEL, AOUT, and
AOUTR I/A Series blocks.
♦ AO, DO, and PIDFF FOUNDATION fieldbus blocks.
Configuring PRIBLK to a 0 initializes all blocks of the cascade in the same control processor, at
the configured BPC period for the block. For example, a three-level cascade as shown in
Figure 3-1containing a 30-second period primary block, a 10-second period intermediate block,
and a 1-second period secondary block, results in a delay of up to 40 seconds before the primary
block initializes after the secondary block, for example, switched from Manual to Auto.
Configuring PRIBLK to a 1, initializes blocks only one BPC later than the next lowest down-
stream block in a cascade, provided the upstream blocks are in the same control processor. In the
three-level cascade shown in Figure 3-1, the primary block initializes in 2 BPCs. This is referred to
as “fast initialization”, and is accomplished by forcing execution of the upstream block immedi-
ately when cascade initialization is under way, regardless of its period and phase.
PRIBLK Parameter
General
The PRIBLK parameter initializes a cascade scheme at start-up and any return to closed-loop
operation. A block with PRIBLK = 1 responds to each of these operational events by performing
two unique types of Explicit Initialization.
The types of Explicit Initialization action that PRIBLK enables in response to start-up and return
to closed-loop operation are referred to as Unconditional Initialization and Conditional Initializa-
tion, respectively.
PRIBLK initialization is based on a tight coupling between each adjoining block of a cascade. At
any point along the cascade after the first controller, a given block can be viewed as a secondary to
its upstream block, and as a primary to its downstream block. The roles of primary and secondary
exchange as one moves along the cascade.
The standard connections shown in Figure 3-1 maintain the control/data flow of information
that allows initialization to be coordinated along the entire cascade.
Both types of Explicit Initialization progress from a secondary block to its upstream primary
block. Initialization may begin at any point along the cascade and proceeds to the next primary
block. The most primary block must have PRIBLK set to zero. How far the rippling proceeds
depends on the type of initialization and the mode of each primary block. Thus, the direction in
which initialization is performed is opposite to the forward signal path of the cascade.
27
B0700AG – Rev M 3. Block Characteristics
The amount of time that it takes for explicit initialization to ripple between any two blocks within
a cascade is dependent on the primary block’s PERIOD parameter and the transit time across a
station-to-station interface that may be between the two blocks. Thus, initialization occurs
naturally (that is, from the FBM to the beginning of the cascade) and is governed by the
configuration.
PRIBLK affects the manner in which the incoming demand signal (for example, RSP for PIDs,
REMRAT for RATIO, RBIAS for BIAS, and MEAS for an AOUT or AOUTR) is handled. It
also affects the behavior of the BCALCO output, so that the proper initialization value is made
available to the primary block.
28
3. Block Characteristics B0700AG – Rev M
29
B0700AG – Rev M 3. Block Characteristics
Security Aspects
The block checks the BCALCI input for open loop status and connection errors of the
downstream block. This ensures proper handling of connections across compound and station
interfaces. The upstream block goes to the Hold state when the downstream block is either Bad,
Out-of-Service, or Disconnected.
If the secondary with PRIBLK detects an error condition on its RSP connection while it is closed
loop, the local set point holds the last good set point value until the connection returns to normal.
This action prevents possible process upsets under disruptive conditions, such as, configuration
modification of an upstream block, compound initialization of an upstream block, or reset of a
remote station. Upon return to normal, the downstream block requests conditional initialization.
NOTE
If a primary controller detects an error in its BCALCI connection, then it does not
honor any initialization requests from its secondary block.
30
3. Block Characteristics B0700AG – Rev M
SPT SPT
OUT RSP OUT MEAS
Manipulated Variable
PNT PNT
AIN AIN
PNT_NO
FBM
Secondary Process Variable HW #204
Primary Process Variable
4AI/4AO
NOTE
For examples of cascades for each of the FOUNDATION fieldbus blocks, refer to
Integrated Control Block Descriptions for FOUNDATION fieldbus Specific Control Blocks
(B0700EC).
Each secondary block must be configured with its PRIBLK parameter set to one. The first con-
troller block at the beginning of the cascade has its PRIBLK set to zero. The AIN blocks have no
PRIBLK option.
Only two standard cascade connections between a primary (p) and a secondary (s) block are
mandatory:
OUT(p) ---> RSP(s)
BCALCO(s) ---> BCALCI(p)
In the case of a RATIO block, the RSP demand signal connection is replaced by OUT(p) --->
REMRAT(s); for an AOUT block, it is replaced by OUT(p) ---> MEAS(s); and for an BIAS
block, it is replaced by OUT(p) ---> RBIAS(s).
You set PRIBLK = 1 in all blocks after the primary controller, including the AOUT block. You set
PRIBLK = 0 in the primary controller. In each PID-type block, you connect FBK to the same sig-
nal as BCALCI.
31
B0700AG – Rev M 3. Block Characteristics
Figure 3-3 shows the block connections for a normal cascade control scheme with feedback con-
trol. The AOUT block and the PID block interfacing to it have their PRIBLK option configured
true.
from GC
PRIBLK = 0 PRIBLK = 1 PRIBLK = 1
SPT
OUT RSP OUT MEAS
PID PID AOUT
BCALCO BCALCI BCALCO BCALCI
MEAS FBK MEAS FBK BCALCO OUT
PNT PNT
Composition
AIN AIN
PNT_NO
Feedflow Valve
FBM FBM
Feedflow
When the AOUT block goes back on control (from either a Manual or Bad state) it initializes and
sets its BCALCO - INITC status bit.
When the downstream PID is processed, its BCALCI - INITC input status bit is set, so it per-
forms its own initialization and back calculation and sets its BCALCO - INITC output status bit.
The upstream block is processed in the same manner. The BCALCO parameter of the PID block
at the top of the cascade is not connected because there is no need for further upstream
initialization.
Note that the feedback input can be connected to the block’s output. However, you should con-
nect it to the same variable as BCALCI.
When PRIBLK is set to zero in all blocks, bumpless initialization occurs when all blocks start in
Auto and have the same period.
Like any connectable parameter, the BCALCI and BCALCO parameters can pass data between
blocks in the same compound, in different compounds, or in different stations. You should be
aware that connections between different stations adds to the time required for communications.
Figure 3-4 shows how initialization occurs between blocks in compounds residing in separate sta-
tions. Communication between compounds occurs when the output (or source) change exceeds
the DELTI parameter of the sink. To avoid offset or limit cycle behavior, it may be necessary to set
DELTI to zero, or a very small value, in the sink block. For example, in Figure 3-5, the DELTI2
parameter in the RATIO block would be set to zero, or a small value, to avoid steady state control
error.
32
3. Block Characteristics B0700AG – Rev M
Station A Station B
from GC
PRIBLK = 0 PRIBLK = 1 PRIBLK = 1
SPT
OUT RSP OUT MEAS
PID PID AOUT
BCALCO BCALCI BCALCO BCALCI
MEAS FBK MEAS FBK BCALCO OUT
Again, as in Figure 3-3, all the blocks except the first (primary) controller have their PRIBLK
option configured true.
Figure 3-5 shows the initialization connections for a cascade control scheme with feedforward
control.
from GC
PRIBLK = 0 PRIBLK = 1 PRIBLK = 1
SPT
33
B0700AG – Rev M 3. Block Characteristics
Figure 3-2 shows the recommended FBK connection for obtaining external integral feedback, or
PID integral action. With this configuration, a PID controller provides integral action only as
long as its integral feedback loop remains closed and tracks its own output. Therefore, in a cascade
scheme, integral action at the primary block occurs only while the secondary controller’s measure-
ment tracks its remote set point.
When the integral feedback loop becomes open, the integral action of the primary block stops.
This behavior is an old analog scheme to prevent integral windup of the primary controller. It is
especially useful in configurations where multiple primary controllers are fanned into a single sec-
ondary controller using a SIGSEL block. When an OUTSEL block is used in conjunction with
PIDA blocks, integral windup is prevented by logic signals transmitted with the
BCALCO/BCALCI connections, provided LIMOPT in the PIDA blocks is set to 1 or 2.
If you desire to eliminate the external integral feedback behavior entirely, then connect FBK to
the PID’s output. This connection provides classic integral action, since the external integral feed-
back loop is closed when the controller output is not limited. This configuration is not recom-
mended because it provides no primary integral windup protection for a non-PIDA or for a PIDA
with LIMOPT = 3 when the secondary output is at its limit. Also, the primary loop cannot be
tuned as tightly.
Integral windup is not a real concern when FBK and BCALCI are tied together in cascades that
utilize Explicit Initialization or the PRIBLK feature, since BCALCI forces the primary block to
track (in Auto) and initialize properly.
Error Handling
In general, error handling is resolved at the application level. It is accomplished through explicit
user configuration of alternate control strategies based upon specific error conditions.
These error conditions are contained on a per-parameter basis within the status record for con-
nectable parameters and shared variables.
In the status record three variables provide information with regard to the validity of the data and
the validity of the connection. These are called Bad, Connect, and Out-of-Service.
The Bad status is set and reset by the block algorithm dependent upon block application.
The Out-of-Service status is set and reset by all blocks to indicate the unavailability of input data
or data dependent upon unavailable inputs.
The Connect status indicates whether any problem exists in regard to the source of a connected
parameter. Such problems include deleted source blocks, nonexistence of source compounds, or
peer-to-peer path failures.
Implicit error handling is performed at the block level according to the following:
♦ If the data or the connection to the data is bad, or if the data is not updated, then cer-
tain controller type blocks (for example, PID, PTC) perform appropriate error
handling. This is dependent upon the specific parameter and algorithm application.
♦ Most control and I/O blocks support the Propagate Error Option (PROPT). When
true, this option sets the ERROR status of the primary output when the input is in
error.
♦ I/O-type blocks also have a connectable BAD parameter for explicit error-handling
purposes.
34
3. Block Characteristics B0700AG – Rev M
♦ For some block types, the error status is not propagated to the output parameters. The
user can explicitly program downstream blocks to react using the AIN output param-
eters BAD, LOR, and HOR.
♦ Most DCI (Distributed Control Interface) blocks do not provide any alarm detection
or reporting capabilities. For a list of blocks that support alarming, refer to Table 7-7
on page 102.
Implicit error handling is coupled with the initialization parameters defined for the I/O and
Control-type blocks. The initialization status bits of BCALCO are set according to several algo-
rithm states, one of which is the error state.
In Figure 3-3, if the flow measurement becomes bad, then the AIN block does not update its out-
put and sets the corresponding bad status. If the LASTGV parameter in the AIN block is config-
ured true, the last good value and the error status are picked up by the flow PID measurement.
The PID algorithm performs its error logic, which consists of setting the INITU or INITC status
bit in the BCALCO parameter and transferring to a Hold or Manual state dependent upon the
option. The BCALCO parameter then explicitly propagates the error notification to the upstream
block.
Clamping
Clamping is performed on certain parameters dependent on the specific function. Clamping is
performed as follows:
♦ For any parameter that has a system-specified range, the value written to the parame-
ter is clamped by the block within the specified range. The clamped value is
overwritten into the parameter and used by the algorithm.
♦ In general, clamping is only performed on block outputs. The actual clamped value is
at range ± output span variance (OSV). The default settings are 0-100% for the range,
and 2% for OSV. For the default settings, the actual clamp occurs between -2% and
102%. The maximum allowable value of OSV is 25%.
♦ The clamping of the OUT parameter in the following blocks is performed in identical
manner: PID, PIDE, PIDX, PIDXE, PIDA, BIAS, RATIO, AOUT, and AOUTR.
The algorithm is as follows:
If LOLIM < LSCO1 - OSV, set LOLIM to LSCO1 - OSV
Else if LOLIM > HSCO1 + OSV, set LOLIM to HSCO1 + OSV
After LOLIM is thereby brought into range, HOLIM is prevented from being less
than LOLIM:
If HOLIM < LOLIM, set HOLIM equal to LOLIM
Finally, HOLIM is prevented from exceeding the high end of the range:
If HOLIM > HSCO1 + OSV, set HOLIM to HSCO1 + OSV
Scaling
Real-type data represents continuous-time process variable signals that relate to physical units and
range. Real-type parameters have associated user-specified range and unit parameters.
Certain blocks like AIN, PID, RATIO, BIAS, RIN and others require scaling when the output
and input engineering units differ.
35
B0700AG – Rev M 3. Block Characteristics
Scaling factor parameters are incorporated into these blocks to enable the algorithm to account
for range differences. You can enter the appropriate scaling factors during configuration. Some are
user-specified, others are calculated by the block.
Ranges for associated parameters are always stated. For example, set point must have the same
units and range as measurement; and feedback the same units and range as output.
Secure/Release
A secure/release mechanism is supported on a per-parameter basis. For connectable input parame-
ters (real, Boolean, integer), the secure/release mechanism is governed by the type of connection.
If the parameter has an established linkage, it is automatically secured. If there is no linkage (con-
nection), it is available to all users until someone secures it.
It is the responsibility of the higher level task or program to arbitrate securing any parameter at
the source end. This is done automatically when parameters are opened in OM Write lists.
Outputs are secured and released by the block algorithm according to certain modes (for example,
M/A, L/R, and so forth) and definitions. Some parameters are never settable, therefore they are
always secured. All primary outputs are governed by the Manual-Auto function.
Some specific actions involving block input parameters include:
♦ Unlinked inputs are released during controller reboot to allow for user access
♦ Linked inputs are secured when a block initializes and can no longer be released by the
user
♦ A Controller block which has its LOCSP option configured true, secures the LR
parameter when the block initializes. LOCSW and REMSW overrides have higher
precedence, but LR stays secured when LOCSW and REMSW are no longer asserted.
Inputs to ECBs are not secured. If two AOUT blocks are configured to drive the same FBM out-
put channel, a warning message is displayed at the control configurator and/or the default display,
for each of the blocks. The blocks are not prevented from executing, however, since the duplicated
output channel may be an intentional part of the control strategy. (The two blocks may be in
compounds which are never ON at the same time, for example.) If the duplication of the output
channel is unintentional and the warning message is ignored, unpredictable results ensue, includ-
ing possible process upset.
36
3. Block Characteristics B0700AG – Rev M
The Fail-safe status can be propagated upstream in a cascade to analog controller blocks via an FS
status bit (BCALCO.FS) in the BCALCO-BCALCI connection in analog controller blocks or in
a SWCH block.
The Manual Fail-safe (MANFS) option can be configured in AOUT (AOUTR) blocks and in
analog controller blocks. If the MANFS option is set, the block is set to the Manual mode when
Fail-safe is detected.
The FS BLKSTA bit is set in the analog controller blocks under these conditions:
♦ The analog controller block is in the Auto mode
♦ The analog controller block is in the Manual mode and its MANFS option is set.
If PRIBLK is configured, the AOUT (AOUTR) block also requests the unconditional initializa-
tion of the upstream blocks via its BCALCO output when Fail-safe is detected.
Once set, the FS BLKSTA bit and the FS Boolean output remain set in the AOUT (AOUTR)
block until one of these events occurs:
♦ The block is in Manual, and the output parameter is changed by the you
♦ The block makes a transition from Manual to Auto
♦ PRIBLK is not configured, and the block is in Auto
♦ PRIBLK is configured, and the initialization acknowledgment is received from the
upstream block.
Once set, the FS status bit remains set in the analog controller block until one of these events
occurs:
♦ The block is in Manual, and the output parameter is changed by the operator
♦ The block is in Auto and the downstream cascade closes
♦ The block makes a transition from Manual to Auto.
37
B0700AG – Rev M 3. Block Characteristics
♦ If the connected point in the FBM has Bad status, PNT or PNT_x and MEAS has
Bad status.
♦ If the measurement at the analog input point is determined by the AIN, AINR, or
MAIN block to be out-of-range, then HOR or LOR is set true, and, in some circum-
stances, PNT or PNT_x will have Bad status. Parameter BADOPT in the AIN,
AINR, or MAIN block governs whether range violation causes Bad status, in accor-
dance with the following rules:
♦ BADOPT = 0: Neither HOR nor LOR causes Bad status.
♦ BADOPT = 1: LOR causes Bad status.
♦ BADOPT = 2: HOR causes Bad status.
♦ BADOPT = 3: Both HOR and LOR cause Bad status.
In general, the signal values at which the input block declares the point status LOR or HOR, are
approximately lower range value for the low end, and approximately upper range value for the
high end, depending on the value of OSV. However, the actual determination of HOR/LOR sta-
tus depends on the details of the signal conditioning in use for the point. [See Integrated Control
Block Descriptions (B0193AX).]
For FBM types 1, 4, 201, 204 and 208 there is much greater latitude on the low end of the signal
span when you use elevated-zero signal conditioning (that is, 4 to 20 mA with an SCI of 3, 5, or
7). However, there is very little headroom on the high end of the signal span, regardless of ele-
vated-zero signal conditioning.
In the AIN, AINR, and MAIN blocks the Bad status of PNT or PNT_x is always identical to the
block’s BAD output parameter.
38
4. Block States
This chapter describes various block states, including the shutdown, define, bad, and
manual/auto states, as well as the block status parameter (BLKSTA) and status indicators and
events.
Block states comprise both System states and Application states. System states result from:
♦ Mismatching or undefined FBM/ECB identifiers
♦ Incorrect or out-of-range parameter values
♦ Off-line/On-line switching
♦ Any other action other than Manual/Auto switching.
The System states are:
♦ Shutdown
♦ Define
♦ Bad.
The Application states under block control are:
♦ Manual/Auto
♦ Local/Remote.
Shutdown State
Shutdown is the state the block exhibits when its compound is off-line, that is, it is turned off by
the compound processor (via Compound On/Off ). It is essentially a wait state until the com-
pound goes back on-line.
This event causes a state transition out of the Shutdown state to one of the application states,
Manual or Auto. The block initializes when it asserts this state transition.
Conversely, when the compound is turned off, it causes the block to make a transition out of its
present application state back to the Shutdown state.
In this state:
♦ All connectable parameters are released
♦ The last values, or block history, is saved and maintained
♦ The Out-of-Service status of all value records is set true.
This action notifies other users, which have connections to this block, that the block has been
taken off-line. At Shutdown, all previous history is saved.
39
B0700AG – Rev M 4. Block States
Define State
During initialization, the block validates critical configuration parameters prior to performing a
state transition out of the shutdown state. If validation is successful, the block reverts to an Appli-
cation state, Manual or Auto, depending on the value in INITMA. However, if any of these criti-
cal parameters are not within their legal range, the block will avert going on-line by performing a
state transition back to the Shutdown state and declaring itself Undefined.
During installation, a block will be installed and placed in the Undefined state when an input
connection, specified to a source block residing in the same station, experiences any of the follow-
ing errors:
♦ The source parameter is nonconnectable.
♦ The source parameter name is invalid for its block type.
Bad State
The Bad state results from I/O-related errors, for example, mismatching FBM and ECB identifi-
ers, or bad inputs and handling, or non-operational FBMs.
This Bad status is included as a quality attribute (bad) of the output parameter of input-type
blocks.
In the Bad state:
♦ The AOUT or AOUTR block’s BCALCO initialization status bit is set
♦ Outputs are marked Bad and Secured
♦ The last driven state is retained.
When the data is validated and the block is not Bad, the outputs are reset, marked good, and the
block returns to either Manual or Auto.
Bad Detection
The first checks for a bad input take place in the FBM. Part of the FBM error detection includes
a “bad channel status” test that includes a check of the hardware signal to determine if that signal
exceeded the range of the A/D converter (that is, the signal value was at zero or at its maximum
value). Also included as part of the “bad channel status” test is a rate of change check (assuming
that the ROC parameter of the associated ECB block is a non-zero value) which detects when a
measurement value changes faster then the configured limit and consequently marks the input
channel bad. The “bad channel status” bit that is sent with the raw data value to the analog input
block (via the ECB) is an indicator of the results of these tests which includes other internal FBM
diagnostic checks for erroneous raw data conversion.
The ECB receives the raw data and the channel status, and adds an “ecb_status” which is resolved
at the ECB interface and indicates the availability of the FBM. “ecb_status” is set when the FBM
is not available because it is either not operational, or the path to it [the Peripheral I/O (PIO) bus]
is in error. These three entities, raw data, channel_status, and ecb_status are directed to an analog
input block (AIN, AINR, or MAIN). AIN, AINR, and MAIN blocks handle Bad detection iden-
tically.
40
4. Block States B0700AG – Rev M
controller
AIN
Data raw data raw data (ch.n)
A
Handling I channel_status channel_status
ECB . FBM
N ecb_status .
CHANNEL n .
Raw Data raw data raw data (ch.1)
O-O-R channel_status channel_status
Hi
Lo Test OR ecb_status
CHANNEL 1
bad status
OR OR
bad
0 bad_status AND BAD to
lor 1 bad_status + lor MA
hor 2 bad_status + hor pnt.bad other
3 bad_status + lor + hor
The AIN or AINR block uses the logical OR of the two status bits, channel_status and
ecb_status, to produce the internal signal, bad_status. If bad_status is true, the input is Bad for all
values of BADOPT, and, when the block is in Auto, the BAD output parameter, the PNT.Bad
status bit, and the BAD bit (bit 12) of the BLKSTA output are all set true.
The raw data goes to two functions.
The raw data goes to the data handling algorithm to produce an output value determined by the
input and the configuration. If the converted value exceeds the normalized signal span specified
by the HSCO, LSCO, and OSV parameters, output clamping occurs. This output clamping acti-
vates one of two signals to indicate that the output is clamped at the high, or low, end of the span.
The raw data also undergoes a raw data out-of-range test to ensure that the data, as received by the
AIN or AINR block, is within the raw signal range in those cases (for example, square root extrac-
tion or table lookup linearization) where an out-of-range input might not produce a limited out-
put. If the data is out-of-range, the block activates one of two signals to indicate that the input is
outside the high, or low, end of the input range.
The results of these two functions at each end of the span are combined to yield two out-of-range
signals. The signal that indicates the output is clamped at the high end, is OR’d with the signal
that indicates the input was too high, to produce the internal signal “hor” (high out-of-range).
Likewise, the two low indicators are OR’d, to produce the internal signal “lor” (low out-of-range).
One, or both, of these signals (“hor” or “lor”) may be included with the bad_status signal
(depending on the configuration of the BADOPT parameter) in the determination of a Bad
input. BADOPT (Bad and Out-Of-Range option) is a nonconnectable, nonsettable, integer
input that determines the conditions that, when the block is in Auto, make the BAD parameter
output, the PNT.Bad status bit, and bit 12 (BAD) of the BLKSTA output, all true.
41
B0700AG – Rev M 4. Block States
The BADOPT value ranges from 0 to 3 and map to the following conditions:
0 Bad_status
1 Bad_status or Low Out-of-range
2 Bad_status or High Out-of-range
3 Bad_status or Low Out-of-range or High Out-of-range.
When an out-of-range condition causes a Bad input condition, the block takes the following
actions:
♦ Sets the appropriate HOR or LOR parameter.
♦ Sets the point Bad status, the BAD output parameter, and the BAD bit in the
BLKSTA parameter.
♦ Activates the BAD alarm, if configured.
The default value of BADOPT is zero. The High and Low out-of-range conditions will set the
BAD output when the BADOPT parameter is defaulted.
Manual/Auto States
Manual/Auto are Application states. Most blocks support the parameter MA for their primary
outputs. MA is a Boolean input that controls the Manual/Auto operational state of the block’s
output(s). The nonsettable outputs of a block are not under MA control.
In Manual, the output is unsecured, which makes it an input or an independent variable from any
external process. In Manual, the block:
♦ Unsecures the settable output parameter(s)
♦ Retains real type output values from last values while in Auto. (Exceptions: Man
clamp and Man alarm options.)
♦ Clears Boolean-type outputs on initial transition.
In Manual, any task or process is allowed to write to settable outputs through SET calls. The out-
puts become available to all users.
In Auto, the block secures its settable outputs, which makes them dependent variables that are
determined by the substate of Auto (for example, Hold, Track, Control). On a transition to Man-
ual, the output is held for reals but is cleared for Booleans. In Auto the block:
♦ Secures its primary settable output parameter(s)
♦ Updates them according to the algorithm.
The following, Figure 4-2, shows a block state transition diagram.
42
4. Block States B0700AG – Rev M
System-Related States
Compound Turned On Operational States
(Application
Start Dependent)
Ok
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
B17
B18
B19
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
B31
B32
B10
B11
B12
B13
B14
B15
B16
B1
B2
B3
B4
B5
B6
B7
B8
B9
Boolean
Bit Connection
Number1 Indicated Operational State Extension
31 (MSB) FLB Supervisory Control Fallback State BLKSTA.B1
30 SC Supervisor Control BLKSTA.B2
29 SE Supervisor Enabled BLKSTA.B3
43
B0700AG – Rev M 4. Block States
Boolean
Bit Connection
Number1 Indicated Operational State Extension
28 HOL High Output Limit (Clamped) BLKSTA.B4
27 LOL Low Output Limit (Clamped) BLKSTA.B5
26 MAO Manual/Auto Override BLKSTA.B6
25 LRO Local/Remote Override BLKSTA.B7
24 FS Fail-safe BLKSTA.B8
23 DSB Disabled; MO Manual Override (MDACT, DPIDA) BLKSTA.B9
22 DSR DSR Mismatch (GDEV); DF Device Fail BLKSTA.B10
(MDACT); LLO Downstream Limited Low (BIAS, PID,
PIDA, PIDX, PIDE, PIDXE, RATIO)
21 ILK Interlock; LHI Downstream Limited High (BIAS, BLKSTA.B11
PID, PIDA, PIDX, PIDE, PIDXE, RATIO)
20 WLCK Workstation Lock BLKSTA.B12
19 SBX Executing SBX Statements (Sequence blocks); TEST BLKSTA.B13
Test Mode (PLB); HRQ Hold Request (MDACT);
DEV Redundant MEAS input deviation limit (DPIDA);
Set Point Ramp Up (PIDA)
18 PAUS Paused (DEP); SIM Simulation Mode (PLB); BLKSTA.B14
INER Input Error (OUTSEL)
17 TRIP Tripped (MON); FTN Feedforward Tune Active BLKSTA.B15
(PIDA, DPIDA); LM2 Limit Switch 2 On (GDEV);
RAMP Ramp Option (RAMP)
16 ACT Active/Inactive (Sequence blocks); FTNI Feedfor- BLKSTA.B16
ward Tune Inactive (PIDA, DPIDA); REPT Repeat
Option (RAMP); LM1 Limit Switch 1 On (GDEV)
15 ON Compound On BLKSTA.B17
14 UDEF Undefined BLKSTA.B18
13 (Unused) BLKSTA.B19
12 BAD Bad I/O (I/O Blocks only - block in BAD state) BLKSTA.B20
11 MA Manual(= false)/Auto(= true) BLKSTA.B21
10 LR Local(= false)/Remote(= true) BLKSTA.B22
9 STRK Set Point Tracking; FBMR Redundant FBM Fail BLKSTA.B23
(AINR, AOUTR)
8 FBM FBM Failure BLKSTA.B24
7 HLD Holding BLKSTA.B25
6 TRK Tracking BLKSTA.B26
5 CTL Controlling; ACC Accumulating (ACCUM); RMP BLKSTA.B27
Ramp (RAMP)
44
4. Block States B0700AG – Rev M
Boolean
Bit Connection
Number1 Indicated Operational State Extension
4 FOL Follow; ASP Alternate Set Point (MDACT); DEV BLKSTA.B28
DEV Redundant I/O Deviation (DPIDA)
3 (Unused) BLKSTA.B29
2 PTN Pre-Tune Mode (EXACT tuning algorithm) BLKSTA.B30
1 STN Self-Tune Mode (EXACT tuning algorithm); BADR BLKSTA.B31
Bad Redundant I/O (AINR, AOUTR)
0 MTN Manual Tune Mode (EXACT tuning algorithm); BLKSTA.B32
SEL Redundant I/O Selected (AINR)
1. Bit 0 is the least significant bit (starting from the right).
BLKSTA provides bit-mapped status indication of bad I/O, Manual/Auto, and other block states.
1. HOL and LOL are mutually exclusive, set false on a transition to manual, and
updated when the block output is clamped.
2. ON is true whenever the compound that includes this block has its ON parameter set
true.
3. UDEF indicates that, during initialization, the block was unable to validate critical
configuration parameters, and returned to the shutdown state.
4. BAD is set true in an I/O block when the block detects a bad input channel or,
depending on the BADOPT configuration, data that is out-of-range.
5. MA indicates the Auto/Manual state of the block (true = 1 = Auto;
false = 0 = Manual).
6. LR and STRK are mutually exclusive, initialized to the appropriate set point state, and
updated when state transitions occur.
7. FBM is set true when the FBM is found to have bad status.
8. HLD, TRK, CTL, and FOL are mutually exclusive substates of the Auto state, initial-
ized to the appropriate block state and updated when block state transitions occur.
9. PTN, STN, and MTN are mutually exclusive, initialized to the appropriate tune state
and updated when tune state transitions occur.
The BLKSTA parameter is set to zero when a block initializes.
BLKSTA can be accessed by application programs. It can also be accessed by other blocks having
long (32 bits) integer inputs that can be handled as packed Booleans (for example, the MCIN
block when the IOMOPT option is configured false, or the CALC block).
Table 4-1 indicates, in alphabetical order, the literal names assigned to the individual bits of
BLKSTA. These names may be used in Boolean connection extensions (for example,
BLKSTA.LOL).
45
B0700AG – Rev M 4. Block States
Block Status
This section discusses two aspects of block status: indicators and events.
Control and I/O blocks are equipped with status indicators to:
♦ Indicate the current block status
♦ Indicate the nature of the event that caused that status
♦ Provide inputs to the control scheme that may initiate an appropriate response to that
event.
Status Indicators
Three types of status indicators that Control and I/O blocks use are:
1. The BAD parameter – a dedicated boolean output of the AIN, AINR, AOUT,
AOUTR, CIN, CINR, COUT, COUTR, EVENT, MAIN, MCIN, MCOUT,
MDACT, MTR, MOVLV, and VLV blocks. Control blocks typically use BAD as a
source parameter for determining control strategy.
2. Bits from a parameter’s value record status word. The only bits available as named
sources in Control Configurator connections are:
PARM..B (Bad)
PARM..E (Error)
PARM..O (Out-of-Service)
PARM..D (Disconnected)
(PARM represents the name of any parameter.) See “Connections to Source Status”
on page 53.
In addition, user-written software applications may access any of the 16 bits of the
value record status word. These bits are defined as follows:
46
4. Block States B0700AG – Rev M
3. Bits from the 32-bit packed long status parameters, Block Status (BLKSTA) and
Alarm Status (ALMSTA).
The following paragraphs provide some examples of the events that activate some of these
indicators.
1. BAD parameter – Set TRUE when:
The FBM has failed, or the input point has bad status.
2. Parameter Value Record Status Bit – PARM..Bad
Set TRUE when:
a. An input block detects a bad I/O channel.
b. An AIN, AINR, or MAIN block detects an out-of-range value if BADOPT is
configured to respond to it.
c. An MCIN block receives an invalid BCD input.
Set FALSE when:
A compound owning an input/output parameter is turned ON.
3. Parameter Value Record Status Bit – PARM..Oos (Out-of-Service)
Set TRUE when:
a. A compound owning the input/output parameter is turned OFF.
b. The FBM is out-of-service.
Set FALSE when:
A compound owning an input/output parameter is turned ON.
4. BLKSTA Bit 8 – FBM Fail
Set TRUE when:
a. The block loses FBM communications or the FBM has failed.
5. BLKSTA Bit 12 – Bad I/O
Set TRUE when:
a. An input block detects a bad I/O channel.
b. An MCIN block receives an invalid BCD input.
Status Events
Among the events that activate these indicators are:
♦ Loss of FBM communications (permanent or temporary)
♦ Compound turns OFF
♦ Compound turns ON with, or without, errors
♦ Block initializes with fatal validation errors
♦ An I/O block has an unresolved ECB linkage
♦ An I/O block receives a Bad ECB status
♦ An I/O block receives a Bad channel status
♦ An I/O block receives an out-of-range value
♦ Block has a source connection resolved
♦ Block has a source connection deleted
47
B0700AG – Rev M 4. Block States
♦ Block installation
♦ Block modification with, or without, specified linkage
♦ Download with resolved, or unresolved, linkage.
The following provide examples of the block indications shown at some of these events.
1. Loss of FBM communications.
a. The I/O blocks connected to the lost FBM set their BAD parameter true.
b. The I/O blocks connected to the lost FBM set their BLKSTA Bit 8 (FBM Fail)
true.
c. The OOS bits in the input/output parameters of any connected blocks are set
true.
d. The output I/O blocks connected to the lost FBM set the BCALCO initialization
status bit true.
2. Loss of FBM communications – temporary (for example, PIO bus switch).
a. The I/O blocks connected to the lost FBM set their BLKSTA Bit 8 (FBM Fail)
true.
b. The OOS bits in the input/output parameters of any connected blocks are set
true.
c. The output I/O blocks connected to the lost FBM set the initialization status bit
of BCALCO true.
3. Compound turned OFF.
The OOS bits in the input/output parameter records of each block in the compound
are set true.
4. Compound turns ON (no block errors).
a. The OOS bits in the input/output parameter record of each block in the com-
pound are reset.
b. The BAD bit in each input/output parameter record is reset.
5. Compound ON and I/O block has a bad channel status.
BLKSTA Bit 12 (Bad I/O) is set.
6. Compound ON and AIN, AINR, or MAIN block receives out-of-range data.
BLKSTA Bit 12 (Bad I/O) is set if BADOPT configured correctly.
7. Source connection broken – for example, source deleted, source resides in a
nonexistent compound, or there is a peer-to-peer path failure.
The OOS bit in the sink parameter record is set.
8. Source compound turned OFF.
The OOS bit in the sink parameter record is set.
9. MCIN block receives an invalid BCD input.
Bit 12 (Bad I/O) in the block status parameter BLKSTA is set.
48
5. Connections
This chapter describes various aspects of process connections, including shared variables, linkage
syntax, boolean and packed boolean connection extensions, default values for integer and real
connections, and mixed data types.
Process connections between blocks, or blocks and shared variables, are long-term secured con-
nections that are established during control configuration.
A block output to an FBM point is not a secured connection. You must confirm that no more
than one output block is attached to an FBM point at a time.
A local “block-to-block” parameter linkage is a direct connection from the source parameter to the
receiver in the local database and does not involve the Object Manager.
A remote connection between two parameters in different stations is established by the Object
Manager, which maintains a change-driven read connection from the source to the receiver.
Linkages from blocks in the compound database to application programs is through shared
variables.
Short-term connectionless access from application programs is established through GET/SET
calls. Access security is determined at the host or source by setting the Secure flag in the shared
variable status (GET/SET calls).
GET calls to any parameter in the database, including local algorithm variables, are allowed.
SET calls are monitored for validity of data type, range, setability attribute, and secured/ released
status.
If necessary, the data value may undergo algorithm validation, for example, clamping.
For more information on GET/SET calls, refer to Object Manager Calls (B0193BC).
Shared Variables
A shared variable acts as a unidirectional linkage between an application and the control database.
By linking a shared variable to a block input, the configurator can establish a long-term secured
connection between a remote application program and the compound processor database.
The actual connection is made by the Object Manager which establishes a change-driven read
connection to the block input from the application program via the shared variable.
The application program sets and resets the secure, bad, and on/off flags in the shared variable
status.
49
B0700AG – Rev M 5. Connections
Linkage Syntax
The general format of linkage specifications entered during control configuration is, as noted in
“Blocks” on page 11:
Compound:Block.Parameter (Cname:Bname.Pname)
or, if internal to one compound or one block:
:Block.Parameter (:Bname.Pname)
NOTE
By connecting the boolean input to itself and specifying a default value, you can
create a boolean constant of 0 or 1 that cannot be changed without reconfiguring
the connection. In addition, this feature may be used to pre-configure deterministic
fallback states for any boolean input that is connected peer-to-peer to a source
parameter in a different station.
If you enter invalid extension information, the connection will be marked Unresolved, the block
will be set Undefined, and the OM Scan status of the input will be set to 0.
50
5. Connections B0700AG – Rev M
NOTE
All user documentation refers to the status bits as parameter.<name of status
bit>. That is, a reference to a status bit does not use the boolean extension syntax.
Examples:
Cname:Bname.Pname.~ If source = 0, set result = 1. If source non-zero, set result = 0.
Cname:Bname.Pname.1.~ Set default result = 1. If connection broken, set result =1.
Else if source = 0, set result = 1, and if source is non-zero,
set result = 0.
The selected option “Bbit” causes the result to be set equal to the specified bit of the source, where
B1 is the high-order bit. The “bit” specification indicates which bit is selected. There is no space
between “B” and “bit”. “Bit” must be a 1-or 2-digit decimal number which is in range for the data
type of the source (that is, no higher than 16 if the source is an Integer or Packed Boolean, and no
higher than 32 if it is a Long or Packed Long).
The only allowable source types are Integer, Long, Packed Boolean, or Packed Long.
51
B0700AG – Rev M 5. Connections
The selected option “Amask” or “Xmask”, where mask is a hexadecimal mask of 1 to 4 hexadeci-
mal digits, causes the sink to be set to the bitwise AND of the source value with the mask, or the
bitwise XOR of the source value with the mask, respectively. There is no space between the “A” or
“X” and the mask. The source must be of type Integer, Long, Packed Boolean, or Packed Long. If
the source is Long or Packed Long, the mask is applied to the low-order 16 bits. The result is sub-
ject to optional inversion.
Examples:
The option “H”, when it follows “A” or “X”, indicates that the specified operation is to be per-
formed on the high-order 16 bits of the source value. The only valid source types are Long or
Packed Long.
Examples:
52
5. Connections B0700AG – Rev M
B 1 = Bad I/O
O 1 = Out-of-Service
D 1 = OM Off-Scan (“Disconnected”)
E 1 = Propagated Error
Cname:Bname.BLKSTA.BAD Result = Value of the BAD bit within the source BLKSTA.
Cname:Bname.BLKSTA.~BAD Result = Invert of the previous example.
Cname:Bname.ALMSTA.LDA Result = Value of the LDA bit within the source ALMSTA.
Cname:Bname.ALMSTA.~LDA Result = Invert of the previous example.
Cname:Bname.INHSTA.HOA Result = Value of the HOA bit within the source INHSTA.
Cname:Bname.INHSTA.~HOA Result = Invert of the previous example.
53
B0700AG – Rev M 5. Connections
54
5. Connections B0700AG – Rev M
Example:
The Manual/Auto state of a block is presented in Bit 11 of BLKSTA, where Bit 0 is
the low-order bit. Boolean connection extensions refer to this bit as either
BLKSTA.MA or BLKSTA.B21. (Note that Bit 31, the high-order bit, is referred to in
Boolean connection extensions as B1.) When you use the Amask or Xmask format,
you must refer to the third column (“Bit”) and when you use the Bbit format, you
must refer to the fourth column (“Bbit”). In order to prevent parameter BLKSTA
from becoming unnecessarily long, certain bits are used in a block-dependent fashion,
thereby necessitating “alias” names for some bit positions. See, for example, ACT and
CTL.
55
B0700AG – Rev M 5. Connections
The boolean extension symbols for the inhibit status parameter INHSTA are the same as those for
the ALMSTA parameter, except for the UNAK symbol.
56
5. Connections B0700AG – Rev M
If Pname is a real, then Pname is converted to an unsigned integer before the mask is applied.
You cannot set any sink bits which are specified in the mask for setting, clearing, or copying.
All other bits of the sink are settable.
57
B0700AG – Rev M 5. Connections
58
5. Connections B0700AG – Rev M
Peer-to-peer connections are input parameter connections to source parameters in different con-
troller stations.
Peer-to-peer connections support a mixture of the following data types. The same conversions
specified for the mixed local connections in Table 5-4 are performed for the combinations of
mixed peer-to-peer connections listed in Table 5-5.
Peer-to-peer connections do not support a mixture of real and integer data types, or a mixed con-
nection to a boolean source.
59
B0700AG – Rev M 5. Connections
60
6. Block Processing
This chapter describes the compound processor’s actions in the block processing cycle (BPC). It
describes scanning, I/O blocks, and input and output signal conditioning.
The compound processor is a task scheduled by the operating system to run every block process-
ing cycle (BPC).
The BPC is the smallest resolution of time in which the compound processor can be scheduled to
run. It presently defaults to 0.5 second. Periods are resolved in multiples of the BPC.
Compound Processing
ECB/FBM
Commun- Inputs Continuous Sequence Continuous Outputs
ication from block block block to
ECB Algorithms processing algorithms ECB
(1st list) (2nd list)
System
Block Processing Tasks
Within each BPC, the compound processor task processes the blocks in the following order:
1. The first list of continuous blocks.
2. Monitor blocks and timer blocks.
3. Exception blocks.
4. Dependent and independent blocks.
5. The second list of continuous blocks.
See the diagram above for a BPC representation.
Ladder Logic processing takes place within the Fieldbus Modules.
After the first list of continuous blocks is processed, the sequence blocks are processed before the
second list of continuous blocks. Refer to “Sequential Control Blocks” on page 139 for details on
sequential control block processing.
61
B0700AG – Rev M 6. Block Processing
Scan Period
For control processors, the scan period defined by the block processing PERIOD/PHASE of the
block. This includes:
♦ The block processing cycle (BPC) set for the control processor (one of the following:
0.05 sec, 0.1 sec, 0.2 sec, 0.5 sec, or 1.0 sec)
♦ The PERIOD parameter (0-13) set for the control block.
NOTE
The scan period is NOT defined by the block (or database) scanning cycle of the
OM scanner.
Table 6-1 lists the allowable user-specified scan periods for CP60s, FCP270s, ZCP270s, and
FCP280s, based on these settings. For these CPs, PERIOD can be 0-13.
Integrator and Gateway blocks have different period values than shown here. Their values are
defined only by the PERIOD parameter, as shown in Table 6-2. For these Integrators and
Gateways, PERIOD can be 0-12.
Table 6-2. Allowable Scan Periods for Integrator and Gateway Blocks
62
6. Block Processing B0700AG – Rev M
Table 6-2. Allowable Scan Periods for Integrator and Gateway Blocks (Continued)
NOTE
For the PERIOD for an Allen-Bradley Integrator 30B (AB3B) station, refer to
“Period Table” in Integrators for Allen-Bradley Controllers (B0193RG).
For the PERIOD for a Modbus Integrator 30 Style B (MG3B) station, refer to
“Period Table Used by the Integrators” in Integrators for Modbus and Modbus Plus
Devices (B0193RL).
For the PERIOD for the FDSCAN, FDMSBL blocks for a Device Integrator 30B
(FD3B) station, refer to “FDMSBL Block Data Elements” in Device Integrator 15
and Device Integrator 30 User's Guide (B0193RH).
For other integrators, refer to the applicable document for your integrator.
In general, a control block cannot be processed any faster than the BPC of the CP, so if the
PERIOD is configured faster than the BPC, then it will default to BPC.
Also, the configured PERIOD must be a multiple of the BPC. For example, if the BPC is
0.2 seconds and the PERIOD is 1 (0.5 seconds), you will not be able to get the scan rate of
0.5 seconds. 0.5 seconds is not evenly divisible by the BPC of 0.2 seconds; the closest is
0.6 seconds, which will be the scan period for the block.
To set the block processing cycle (BPC) for a control processor:
♦ In System Definition, select the desired CP and set the parameter called “Basic Proc
Cycle x 10” from the Parameter Definition screen. Refer to “Assigning Parameter Def-
initions” in System Definition: A Step-By-Step Procedure (B0193WQ).
♦ In IACC, set the BPC through the Parameter Editor invoked for the desired CP. Refer
to “Parameter Editor” in I/A Series Configuration Component (IACC) User's Guide
(B0700FE).
♦ In FCS Configuration Tools, set the parameter called “Basic Proc Cycle” in the
Software tab for the control processor. Refer to “Configuring Controllers - Software”
in Foxboro Control Software Hardware Configuration User's Guide (B0750BB).
63
B0700AG – Rev M 6. Block Processing
NOTE
Be aware that the fastest allowed ECB period for the HART FBMs is 100 millisec-
onds (PERIOD = 0). However, it is recommended that you refer to the Sizing
Guidelines and Excel Workbook appropriate for your Control Processor to determine
the optimal BPC for this ECB in order to prevent overloading.
Scan Overrun
A Scan Overrun occurs when a processor has more blocks than it can process within a single scan
cycle.
Block Phasing
A block can never be executed more frequently than the minimum Block Processing Cycle (BPC)
of the controller. A block with a period of zero (0) is executed as if the period were 0.5 second if
the BPC is 0.5 second.
The BPC default value is 0.5 second. However, the BPC can be set to 0.1 second or other values
with System Configurator/Definition.
Phasing is the distribution of the block processing over multiple BPCs. The object is to balance
the number of blocks scheduled for processing in any given BPC.
When the block period is equal to the BPC, the block is processed every cycle and there are no
phasing options.
However, when the block period is greater than the BPC (processed less frequently), the block can
be phased to execute at some time other than the very beginning of the period. This feature is use-
64
6. Block Processing B0700AG – Rev M
ful in avoiding overruns. Overruns occur when too many blocks are scheduled for execution at the
same BPC.
Thus, a block having a PERIOD/PHASE assignment of 3/1 executes every 2.0 seconds in the
second BPC frame of the two second period.
! WARNING
Do not assign a block phase value that is not shown in Table 6-3. Such an
improper assignment causes a warning message in the control configurator and, if
not corrected, causes the block to be undefined. This results in the block not being
processed.
Assume a group of blocks all having a PERIOD value of 1, 2, or 3, and a PHASE value of 0. Exe-
cution of these blocks will follow the patterns shown below.
65
B0700AG – Rev M 6. Block Processing
Block Processing 0 1 2 3 4 5 6
Cycle (BPC)
(0.5 Sec)
0 0 0 0 0 0 0
PERIOD=1 (0.5 s)
PHASE=0
0 1 0 1 0 1 0
PERIOD=2 (1.0 s)
PHASE=0
0 1 2 3 0 1 2
PERIOD=3 (2.0 s)
PHASE=0
A processor can be overloaded with more blocks than it can process in a single BPC. To prevent
overloading, you can balance the block load within a single phase by changing a block(s) execu-
tion to another phase.
Scan Overload
When blocks are configured initially, they default to a phase of zero. As shown in Figure 6-2,
many blocks can be designated for execution in Phase 0 of a single BPC. When all blocks in a pro-
cessor have a phase of zero, they are processed during a single BPC. In such a case, the processor
must be able to handle all the blocks in a single BPC, or scan overrun may occur.
For example, if the blocks in Figure 6-2 were equal in load, the controller’s total execution time
for each BPC would take the pattern shown in Figure 6-3. BPC0 and BPC4 begin to show the
effects of a Phase 0 pileup; the amount of time required to process the blocks increases as more
blocks are added.
1 3 5
A Scan Overrun occurs when a processor has more blocks that it can process within a single scan
cycle. During a scan overrun, the Compound Processor continues to process blocks even after the
allocated period for the cycle is over. It simply extends the scan cycle into the next BPC until it has
completed processing the remaining blocks. However, the processor does not perform any of the
operations scheduled for this overrun BPC; to prevent the scan cycles from being offset, the over-
run BPC is ignored. When finished, the Compound Processor waits until the beginning of the
next scheduled BPC to begin the next execution.
This situation is illustrated in Figure 6-4. If you add CMP1, a large compound of blocks having a
PERIOD value of 3 and PHASE 0, to the blocks described in Figure 6-3, the PHASE 0 Total
66
6. Block Processing B0700AG – Rev M
Execute Time is large enough to cause an overrun and the PHASE 1 operation is delayed. The
next processing operation occurs at PHASE 2.
3
Total Execute Time 0 overrun 2 4 overrun 6
Figure 6-4. Example of Overrun
NOTE
When the blocks are configured at longer periods, the Compound Processor may
still overrun intermittently due to a pileup at certain Phase 0 frames. Adjust the
phases to alleviate the scan overrun.
An overrun guarantees that the control operation goes to completion, but it also results in the loss
of a processing cycle and the skewing of succeeding cycles. An occasional overrun may not affect
control, but repeated occurrences eventually degrade process control.
To alleviate a potential scan overrun situation, the block phasing should be adjusted for the extra
blocks causing the scan overrun. Configuring block phasing balances out the load on the control-
ler’s database by spreading block processing evenly throughout the BPCs.
Using the same example, you can configure CMP1, the large added compound executing at
PHASE 0, to execute at other times (for example, Phases 1 and 3) and avoid the overruns that
occurred at BPC0 and BPC4 (PHASE 0).
The following describes how to avoid scan overrun by configuring block phasing.
67
B0700AG – Rev M 6. Block Processing
Compound Phasing
♦ The system defaults the Compound Period to the system BPC, and the Compound
Phase to 0.
68
6. Block Processing B0700AG – Rev M
69
B0700AG – Rev M 6. Block Processing
70
6. Block Processing B0700AG – Rev M
redundant TCAs available for FBMs 4, 5, 6, 37, and 39 (FBM04 and FBM06 use identical
TCAs). Redundant Adapters are available for FBM205, FBM208, and FBM237.
As noted in “Control Processor/Fieldbus Application Interface” on page 167, the special TCA and
Redundant Adapters provide redundancy correctly only when the fail-safe mask and fail-safe fall-
back values in both of the ECBs are configured to the required values.
Alarms can be generated when either output fails.
71
B0700AG – Rev M 6. Block Processing
Sensor or
Linear Raw Compound B
Transmitter
A/D Data &
Conversion Status AIN
HSCALE
LSCALE
Other Compounds
Process I/O Serial Bus (Fieldbus)
Data 0 to 64000 counts (normalized)
Measurement values are linearized using linear/square root conversion, standard curves, and/or
piecewise-linear interpolation. This maintains the accuracy of the raw data over the entire range.
The following types of signal conditioning are provided (for details, see “Input Signal Condition-
ing” on page 207):
♦ Default = 0, no conditioning
♦ 0 to 64000 raw counts linear (Analog Input 0 to 20 mA)
♦ 1600 to 64000 raw counts linear (Analog Input 0 to 10 V dc)
♦ 12800 to 64000 raw counts linear (Analog Input 4 to 20 mA)
♦ 0 to 64000 raw counts square root (Analog Input 0 to 20 mA)
♦ 12800 to 64000 raw counts square root (Analog Input 4 to 20 mA)
♦ 0 to 64000 raw counts square root with low cutoff (Analog Input 0 to 20 mA)
♦ 12800 to 64000 raw counts square root with low cutoff (Analog Input 4 to 20 mA)
♦ 1600 to 64000 raw counts linear with low cutoff (Analog Input 0 to 10 V dc)
♦ 12800 to 64000 raw counts linear with low cutoff (Analog Input 4 to 20 mA)
♦ 14080 to 64000 raw counts linear (Analog Input 2 to 10 V dc)
♦ 14080 to 64000 raw counts square root with low cutoff (Analog Input 2 to 10 V dc)
♦ type E thermocouple
♦ type E thermocouple EA-2
♦ type J thermocouple
♦ type K thermocouple
♦ type R thermocouple
♦ type S thermocouple
♦ type T thermocouple
♦ type N thermocouple
♦ nickel RTD
♦ platinum RTD (SAMA)
♦ platinum RTD (DIN)
72
6. Block Processing B0700AG – Rev M
Filtering
First or Second-Order
First- or second-order filter is provided on an optional basis:
Option:
0 = No filtering
1 = First order
2 = Second order Butterworth
Contact Filtering
Contact bounce is filtered by the FBM.
73
B0700AG – Rev M 6. Block Processing
CONTROL PROCESSOR
F
I
ECB
E
L
Change FBM
OUT RAW VALUE D
Driving COUNTS
HSCALE Driven B
Block
or LSCALE READ-BACK U D/A
Read
Application COUNTS S
Back PROCESS S
FBM STATUS I
BAD
G
V dc, mA etc.
AOUT N
PROCESS A
DOMAIN L
The following output Signal Conditioning options are applicable for analog output I/O blocks
(for details, see “Output Signal Conditioning” on page 213):
♦ Default = 0, no conditioning
♦ 0 to 64000 raw counts linear (Analog Output 0 to 20 mA)
♦ 1600 to 64000 raw counts linear (Analog Output 0 to 10 V dc)
♦ 12800 to 64000 raw counts linear (Analog Output 4 to 20 mA)
♦ 0 to 64000 raw counts square root (Analog Output 0 to 20 mA)
♦ 12800 to 64000 raw counts square root (Analog Output 4 to 20 mA)
♦ 14080 to 64000 raw counts linear (Analog Output 2 to 10 V dc)
♦ 14080 to 64000 raw counts square root with low cutoff (Analog Output
2 to 10 V dc).
74
7. Block/Process Alarming
This chapter provides details on block alarm processing, alarm states, and data recorded in
alarm messages.
Alarming Overview
Block alarming, or process alarming, is used to detect when a specific event or condition with
potentially hazardous consequences has occurred. This event or condition involves a change in the
operation of a monitored field device or block.
When an alarm is triggered in a block, notification is sent through the station block to the Alarm
Manager, which alerts the operator via a message on the process display, and/or a horn on an
annunciator keyboard. In most cases, the station block can also send the alarm alert to an alarm
printer as well. The alarming system is shown in Figure 7-1.
Notification
Device or Block
There are a number of different types of process alarming, each specific to a particular event or
condition. To enable each type of process alarm, you must determine and configure the following
information (via alarm parameters specific to each block):
♦ which types of alarms you want to enable (alarm options), and which types of alarms
you want to inhibit
♦ the text that appears in the process display if the alarm is initiated
♦ the device group that you want each alarm message sent to
♦ the priority level you want to assign to each alarm
♦ any parameters specific to the alarm type, such as the limit at which the alarm is initi-
ated and the deadband that determines when the alarm condition returns to normal.
Configuration procedures for process alarms are available in Process Operations and Displays
(B0700BN).
75
B0700AG – Rev M 7. Block/Process Alarming
Some blocks have alarming as their primary function, however, most blocks offer alarming on an
optional basis. Some blocks do not offer alarming features.
Alarming provides the basis for:
♦ Alarm detection via alarm output indicators (see next section)
♦ Message generation, related to the value of certain parameters
♦ Guidance notification.
The following section explains how process alarms are generated.
76
7. Block/Process Alarming B0700AG – Rev M
[Alarm Indicator]1 Set to true when a specific alarm point is in alarm. It can be connected
into control strategies.
[Group Number]1 Allows you to assign a group number from 1 to 8 for alarm device destina-
tion and distribution. You can specify up to eight destination devices for
each group between group number 1 and group number 3. You do this by
configuring the GRx and DVy parameters in the compound containing
the block. You can specify up to 16 destination devices for each group
between group number 4 and group number 8. You do this by configuring
the GRx and DVy parameters of the station block for the station contain-
ing the block.
[Priority Level of A priority level of 1-5 assigned for display and annunciation purposes,
Alarm]1 where:
1 = highest priority (0 = no alarm)
The block does not use this parameter. The alarm message processor uses
it as a filter for the Compound Inhibit (CINHIB) function.
[Alarm Text] A string that is sent to a process display when a specific alarm point is in
alarm (if uninhibited). In some blocks, a “return-to-normal” message may
also be available for when the point goes out of alarm. This string is sent
with the alarm message (see “Alarm Messages” on page 78).
One Per Block:
INHIB All alarms in the block are inhibited. The specific action taken depends on
the value of INHOPT in that block.
INHALM Contains packed Boolean values that represent alarm inhibit requests for
each type of alarm configured in the block. The specific action taken
depends on the value of INHOPT in that block.
NOTE
More information on the INHIB, INHALM, and INHOPT parameters is available
in “Alarm Inhibition” on page 83.
CRIT Indicates the highest priority of all active alarms within the block.
1.
Name varies, depending on the block in which it is used.
77
B0700AG – Rev M 7. Block/Process Alarming
UNACK A Boolean output parameter which is automatically set true (1) when a
block alarm becomes active. It is resettable, by an operator “acknowledge”
pick on a default or user display, or via a user task. It may also be reset
automatically when the alarm condition clears if that option is specified by
the INHOPT parameter.
Alarm Messages
When an alarm is generated, an alarm message is sent to the configured device group. This alarm
message consists of the following data:
NOTE
The following terms are used internally with the blocks, and are not parameter
names.
TYPE MSG Text indicating the type of check violated (for example, HI DEV) or
Fail Text (for example, PUMP FAILURE)
Be aware that this is not the alarm text configured for each block, but is
derived from a separate list.
78
7. Block/Process Alarming B0700AG – Rev M
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
B10
B11
B12
HOA2 B13
LOA B14
B15
B16
PNT1 B17
PNT2 B18
PNT3 B19
PNT4 B20
PNT5 B21
PNT6 B22
PNT7 B23
PNT8 B24
B25
B26
B27
B28
B29
B30
B31
B32
TRIP B1
UNAK B2
B3
OOR B4
OPER B5
STAL B6
HHA1 B7
LLA B8
RATE B9
CRIT PRTYPE
HMA
HDA
LMA
BAD
LDA
INH
1.
TARG in ACCUM block.
2.
PTARG in ACCUM block.
A list of all the bits that can be assigned to the ALMSTA parameter and their indicated alarm state
is shown in Table 7-1:
Boolean
Bit Connection
Number1 Indicated Alarm State Extension
31 (MSB) TRIP Trip Alarm ALMSTA.B1
30 UNACK (unacknowledged) ALMSTA.B2
29 INH Inhibit Alarm ALMSTA.B3
79
B0700AG – Rev M 7. Block/Process Alarming
Boolean
Bit Connection
Number1 Indicated Alarm State Extension
28 OOR Out of Range Alarm ALMSTA.B4
27 OPER Sequence Operational Error Alarm ALMSTA.B5
26 STAL State Change Alarm ALMSTA.B6
25 HHA High High Absolute (TARG in ACCUM block) ALMSTA.B7
24 LLA Low Low Absolute Alarm ALMSTA.B8
23 RATE Rate of Change Alarm ALMSTA.B9
22 BAD Input/Output Bad (BAD output of block) ALMSTA.B10
21 HDA High Deviation Alarm ALMSTA.B11
20 LDA Low Deviation Alarm ALMSTA.B12
19 HOA High Output Alarm (PTARG in ACCUM block) ALMSTA.B13
18 LOA Low Output Alarm ALMSTA.B14
17 HMA High Measurement Alarm ALMSTA.B15
16 LMA Low Measurement Alarm ALMSTA.B16
15 to 8 PNT1 to PNT8 – Points in STATE Alarm (BLNALM) ALMSTA.B17 –
ALMSTA.B24
7 to 5 CRIT – Criticality (Range 0 to 5) ALMSTA.B25 –
ALMSTA.B27
4 to 0 PRTYPE – Priority Type (Range 0 to 9, 25) ALMSTA.B28 –
ALMSTA.B32
1. Bit 0 is the least significant bit (starting from the right).
80
7. Block/Process Alarming B0700AG – Rev M
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
B31
B32
B1
B2
B3
B4
B5
B6
B7
B8
B9
Table 7-2 lists of all the bits that can be assigned to the ALMOPT parameter and their indicated
configured alarms.
81
B0700AG – Rev M 7. Block/Process Alarming
82
7. Block/Process Alarming B0700AG – Rev M
Together, PRTYPE and CRIT record the level and type of the highest alarm currently active. For
example, assume the Bad and State alarms are both active. If the Bad alarm has priority 3 and the
State alarm has priority 2, then CRIT = 2 and PRTYPE = 9. If the Bad alarm has priority 1 and
the State alarm has priority 4 then CRIT = 1 and PRTYPE = 8. If both alarms have priority 2,
then CRIT = 2 and PRTYPE = 8.
The compound processor maintains a compound criticality parameter in the compound header as
it is processing the blocks. This connectable parameter stores the criticality of the highest priority,
currently-active alarm in the compound, for the Alarm Manager to display.
Despite the priority level of each alarm, any alarm can be inhibited by the operator. The following
section details alarm inhibition.
Alarm Inhibition
Block alarm inhibition is the process by which a block establishes a set of behaviors for specific
alarms, such as preventing the delivery of alarm messages to the process displays and, optionally,
disabling alarm detection.
The following parameters play key roles in inhibiting alarms:
♦ INHIB, INHALM, and INHOPT define the behaviors for the inhibited (and in
some cases, uninhibited) block alarms (see Figure 7-2)
♦ CINHIB (in the CMP block) inhibits alarm messaging and detection at the com-
pound level
♦ INHSTA records which alarms have been inhibited for a particular block.
Figure 7-2 illustrates how INHIB, INHALM, and INHOPT define block alarm inhibition.
83
B0700AG – Rev M 7. Block/Process Alarming
INHALM
INHALM is a 16-bit packed Boolean input parameter that is supported in the continuous blocks
that perform alarm detection for multiple alarm types or points. The packed Boolean values
specify the alarm types or points to inhibit in the block. INHALM is a configurable, settable, and
connectable parameter that is used in conjunction with the CINHIB compound parameter and
the INHIB block parameter to determine which alarm types and points to inhibit in the block.
INHALM is not supported in AOUT, COUT, CHARC, PATALM, or in sequential blocks (DEP,
IND, EXC, MON), since these blocks contain a single alarm that you inhibit by setting the
INHIB parameter in the block. See Integrated Control Block Descriptions (B0193AX) to identify
the specific bits that make up the INHALM parameter for that block.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
B10
B11
B12
B13
B14
B15
B1
B2
B3
B4
B4
B5
B6
B7
B8
B9
A list of all the bits that can be assigned to the INHALM parameter and their indicated inhibited
alarms is shown in Table 7-4.
84
7. Block/Process Alarming B0700AG – Rev M
Boolean Connection
Bit Number1 Description When True (B16 to B1)
15 Trip Alarm INHALM.B1
14 Unacknowledged INHALM.B2
13 Inhibit Alarm INHALM.B3
12 Inhibit Out-of-Range Alarm INHALM.B4
11 Sequence Operational Error Alarm INHALM.B5
10 State Change Alarm INHALM.B6
9 Inhibit High-High Absolute Alarm INHALM.B7
8 Inhibit Low-Low Absolute Alarm INHALM.B8
7 Rate of Change Alarm INHALM.B9
6 Inhibit Bad I/O Alarm INHALM.B10
5 High Deviation Alarm INHALM.B11
4 Low Deviation Alarm INHALM.B12
3 High Output Alarm INHALM.B13
2 Low Output Alarm INHALM.B14
1 Inhibit High Absolute Alarm INHALM.B15
0 Inhibit Low Absolute Alarm INHALM.B16
1. Bit 0 is the least significant bit (starting from the right).
INHIB
Inhibit is a Boolean input. When true, it inhibits all block alarms; the alarm handling and detec-
tion functions are determined by the INHOPT setting. Alarms can also be inhibited based on
INHALM and the compound parameter CINHIB.
INHOPT
Inhibit Option specifies the actions in Table 7-5 that apply to all block alarms. Refer to Figure 7-2
for more information on the role of INHOPT in alarm inhibition.
85
B0700AG – Rev M 7. Block/Process Alarming
INHPRT
In the Station block, the Inhibit printer option (INHPRT) inhibits printing of station’s system
messages.
CINHIB
Compounds also support an alarm-inhibit parameter for the entire compound. The CINHIB
parameter is a connectable integer that sets the suppression level of all messages at and below the
specified priority level within the compound. The levels of each alarm are based on the value of
CRIT (see “Criticality and Priority Type” on page 82).
Compound Inhibit specifies the priority levels of alarm inhibition within the compound, where:
♦ 0 = no inhibit
♦ 1 = inhibit all inclusive
♦ 2 = inhibit levels 2-5 inclusive
♦ 3 = inhibit levels 3-5 inclusive
♦ 4 = inhibit levels 4-5 inclusive
♦ 5 = inhibit level 5.
86
7. Block/Process Alarming B0700AG – Rev M
INHSTA
Inhibit Status (INHSTA) is a 32-bit block output parameter that is bit mapped to indicate the
status of inhibited alarm options for a particular block. See Integrated Control Block Descriptions
(B0193AX) to identify the specific bits that make up the INHALM parameter for that block.
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
B10
B11
B12
B13
B14
B15
B16
B1
UNACK B2
B3
B4
B5
B6
B7
B8
B9
OPER
RATE
STAL
OOR
TRIP
HMA
HOA
HHA
HDA
LMA
BAD
LOA
LDA
LLA
INH
A list of all the bits that can be assigned to the INHSTA parameter and their alarm status follows:
Boolean
Connection
Bit Number1 Name Description When True (B32 to B1)
31 TRIP Trip Alarm Inhibited INHSTA.B1
30 UNACK Unacknowledged Inhibited INHSTA.B2
29 INH Inhibit Alarm Inhibited INHSTA.B3
28 OOR Out-of-Range Alarm Inhibited INHSTA.B4
27 OPER Sequence Operational Error Alarm Inhibited INHSTA.B5
26 STAL State Change Alarm Inhibited INHSTA.B6
25 HHA High-High Absolute Alarm Inhibited INHSTA.B7
24 LLA Low-Low Absolute Alarm Inhibited INHSTA.B8
23 RATE Rate of Change Alarm Inhibited INHSTA.B9
22 BAD Bad I/O Alarm Inhibited INHSTA.B10
21 HDA High Deviation Alarm Inhibited INHSTA.B11
20 LDA Low Deviation Alarm Inhibited INHSTA.B12
19 HOA High Output Alarm Inhibited INHSTA.B13
18 LOA Low Output Alarm Inhibited INHSTA.B14
17 HMA High Absolute Alarm Inhibited INHSTA.B15
16 LMA Low Absolute Alarm Inhibited INHSTA.B16
1.
Bit 0 is the least significant bit (starting from the right).
87
B0700AG – Rev M 7. Block/Process Alarming
NOTE
Other forms of alarming are available as well, but only the following types of alarm-
ing are explicitly initiated by blocks. For examples of other types of alarming, such
as authorized/unauthorized movement alarming, density rate-of-change alarming,
and flow rate alarming, refer to Measurement Integration (B0193RA).
88
7. Block/Process Alarming B0700AG – Rev M
Absolute Alarming
Absolute alarming produces alarms when the measurement has exceeded or dropped below a user
defined high or low limit. There are four types of predefined limits that absolute alarming can
check for:
♦ High-High Absolute Alarming/Target Alarming2
♦ High Absolute Alarming/High Output Alarming2
♦Low Absolute Alarming/Low Output Alarming2
♦ Low-Low Absolute Alarming.
Figure 7-3 illustrates the principle of absolute alarming.
High absolute
alarm limit deadband
Signal
HA=0 HA=0 HA=1 HA=0 HA=0
LA=1 LA=0 LA=0 LA=0 LA=1
There are two user defined settings that you need to configure: high and low alarms limits. Each
set of limits must also have a deadband setting associated with it. The deadband is an absolute
engineering unit that filters out signal jitter, preventing the signal from bouncing in and out of an
alarm state. As the signal passes the defined limits, the alarm is set accordingly.
These four types of absolute alarming are described below.
2.
Different names for the same sub-type of alarming, see below for details.
89
B0700AG – Rev M 7. Block/Process Alarming
NOTE
In ACCUM, this type of alarming is called target alarming.
NOTE
Certain blocks, such as BIAS, perform high output alarming, which is identical in
function to high absolute alarming. However, high output alarming has its own cor-
responding bits in ALMSTA, ALMOPT, INHALM, and INHSTA.
In ACCUM, this type of alarming is called pretarget alarming, and is completely
identical to high absolute alarming.
In this type of alarming, the signal is compared to the high absolute (or output) alarm limit set for
the block. If the signal is greater than this limit, the block:
♦ sets its high absolute (or output) alarm indicator to true,
♦ generates the alarm via the alarm status parameter, and
♦ outputs an alarm message that includes the user-defined high absolute (or output)
alarm text.
When the signal falls to, or below, the alarm limit minus the signal deadband, the block sets the
appropriate high alarm indicator to false, resets the appropriate bit in the alarm status parameter,
and outputs a return-to-normal message.
NOTE
Certain blocks, such as BIAS, perform low output alarming, which is identical in
function to low absolute alarming. However, low output alarming has its own corre-
sponding bits in ALMSTA, ALMOPT, INHALM, and INHSTA.
In this type of alarming, the signal is compared to the low absolute (or output) alarm limit set for
the block. If the signal is less than this limit, the block:
♦ sets its low absolute (or output) alarm indicator to true,
♦ generates the alarm via the alarm status parameter, and
♦ outputs an alarm message that includes the user-defined low absolute (or output)
alarm text.
When the signal rises to, or above, the alarm limit (plus the signal deadband, in some cases), the
block sets its low alarm indicator to false, resets the appropriate bit in the alarm status parameter,
and outputs a return-to-normal message.
90
7. Block/Process Alarming B0700AG – Rev M
NOTE
There is some confusion about the difference between a Bad I/O alarm, and a BAD
status. For a given block, BAD is the status of a parameter which has its BAD bit
set. Status is separate from alarming; it is not an alarm condition. See “Connectable
Parameters” on page 4 for more information on BAD (or IO BAD) status.
For blocks which receive redundant signals, such as CINR and DPIDA, the block generates a sep-
arate alarm message when any signal is bad, but it sets the Bad I/O Alarm state and BAD parame-
ter only when all of the signals are bad.
Additional events may occur in some blocks. For example, in MTR, the block enters the Bad state
and holds the outputs at the last known driven state of the device.
Bad alarming occurs when the Bad Alarm Option (BAO) is set and one or more FBM inputs are
bad. Bad alarm messages are generated for each input value independently when its status is Bad.
When the FBM input value becomes bad, a bad alarm message is sent to all devices in the bad
alarm group specified by the BAG parameter. This message contains a text string to identify the
bad input value. This message also contains the descriptive text in the BAT parameter and the
loop identifier in the LOOPID parameter.
When the FBM input value becomes good, a corresponding return-to-normal message is sent to
all devices in the bad alarm group.
Bad alarm status information, however, is generated only when the FBM input (or all redundant
FBM inputs) are bad. For these cases, the bad parameter (BAD) is set and the BAD bit is set in
the alarm status parameter (ALMSTA.BAD). If a State alarm of higher priority does not exist, the
CRIT parameter and its corresponding ALMSTA.CRIT field are set to the BAP parameter value,
and the PRTYPE parameter and its corresponding ALMSTA.PRTYPE field are set to the Bad
alarm type.
When the FBM input (or all redundant FBM inputs) have returned to good status, and if a State
alarm of higher priority does not exist, BAD, CRIT, PRTYPE and their corresponding fields in
ALMSTA are cleared.
Deviation Alarming
Deviation alarming checks if the difference between setpoint and measurement (deviation) has
exceeded a predefined limit. There are two types of predefined limits for which deviation alarming
can check:
♦ High Deviation Alarming
♦ Low Deviation Alarming
Figure 7-4 illustrates the principle of deviation alarming.
91
B0700AG – Rev M 7. Block/Process Alarming
deadband
HDA
Setpoint
LDA
deadband
Signal
HDA=0 HDA=0 HDA=1 HDA=0 HDA=0
LDA=1 LDA=0 LDA=0 LDA=0 LDA=1
In addition to setting the setpoint, you need to set both high and low limits and the deadband.
The deadband is an absolute engineering unit that filters out signal jitter, preventing the signal
from bouncing in and out of an alarm state. As the signal passes the defined limits, the alarm is set
accordingly.
The two forms of deviation alarming are described below.
NOTE
Note that Deviation = MEAS - SPT and Error = SPT - MEAS.
92
7. Block/Process Alarming B0700AG – Rev M
Mismatch Alarming
Mismatch alarming initiates when the requested state of a device fails to match the actual state of
a device within a time interval specified at the block level. The time at which the mismatch time-
out begins varies, depending on the block (see the MTR and VLV blocks for examples).
NOTE
Mismatch alarming is reported by the block’s own logic, and not in the ALMSTA
parameter.
When a mismatch alarm occurs, the mismatch alarm option parameter is set to true, causing the
AUTOPN or MANOPN parameter in the block to be reset to its original state. This allows you
to retry the original request action, without having to toggle the request parameter in the wrong
direction, by creating a leading edge for the timeout to begin again. Also, an alarm report is gener-
ated, using the text in the Name 0 and Name 1 parameters.
When the alarm is acknowledged by the operator, or the field input indicates that the device has
changed state as requested, the mismatch alarms are cleared, and return-to-normal messages are
generated.
93
B0700AG – Rev M 7. Block/Process Alarming
Signal
y3
y2
y1
y0
Signal
t0 t1 t2 t3 t4 t5 tx
y = Signal change
t = time period Time
94
7. Block/Process Alarming B0700AG – Rev M
If the rate of change exceeds the rate-of-change limit over a consecutive time period greater than
the ROCTIM time, the block:
♦ sets the rate of change indicator to true
♦ reports the alarm via the alarm status parameter, and
♦ outputs an alarm message to the configured alarm group that includes the user-
defined alarm text, and the alarm priority.
When the rate of change no longer exceeds the rate-of-change limit over a consecutive period
greater than the ROCTIM time, the rate of change indicator is set to false and the block generates
a return-to-normal message.
If ROCTIM = 0 then the block compares changes over 1 time period. For example:
If y 1 – y 0 > ROCLIM then set the alarm. If y 2 – y 1 > ROCLIM then alarm stays on.
The alarm returns to normal if y 3 – y 2 < ROCLIM
If ROCTIM = 1 then the block compares changes over 2 time periods. For example:
If y 1 – y 0 > ROCLIM and y 2 – y 1 > ROCLIM then set the alarm.
The alarm returns to normal if y 3 – y 2 < ROCLIM
This type of alarming is performed in blocks such as MEALM.
95
B0700AG – Rev M 7. Block/Process Alarming
The alarm is discontinued and a return-to-normal message is issued when the block detects a tran-
sition out of alarm.
State Alarming
State alarming is available for the CIN and CINR contact input blocks. State alarming occurs
when the State Alarm Option (SAO) is set and the FBM input transitions from 0 to 1, or 1 to 0 if
INVALM is set to 1.
When the input value is in the alarm state, a state alarm message is sent to all devices in the alarm
group specified by the SAG parameter. This message also contains the descriptive text in the
NM1 parameter and the loop identifier in the LOOPID parameter.
When the input value is no longer in the alarm state, a corresponding return-to-normal message is
generated and sent to all devices in the state alarm group (SAG). This message contains the
descriptive text in the NM0 parameter.
When the state alarm exists, the SA bit is set in the alarm status parameter (ALMSTA.SA). If a
Bad alarm condition of a higher priority does not also exist, the CRIT parameter and its corre-
sponding ALMSTA.CRIT field are set to the SAP parameter value, and the PRTYPE parameter
and its corresponding ALMSTA.PRTYPE field are set to the State alarm type.
When the state alarm condition returns to normal status, and if a Bad alarm condition of higher
priority does not exist, ALMSTA.SA, CRIT, PRTYPE and their corresponding fields in ALMSTA
are cleared.
Trip Alarming
Trip alarming invokes a specific response which differs from block to block when a certain state
change occurs.
For EVENT, trip alarming indicates a state change in a Boolean output that is set true when the
block reads a new (unreported) event record from its associated FBM.
For MON, trip alarming indicates the BAD bit of a monitor case (see “Sequence Operational
Error Alarming” on page 95) is set.
Other blocks have alternate behaviors for trip alarming.
When initiated, the block:
♦ performs a specific block-dependent action (refer to the block description of the block
for more information)
♦ reports the alarm via the alarm status parameter, and
♦ outputs an alarm message to the configured alarm group that includes the user-
defined alarm text, and the alarm priority.
The alarm is discontinued and a return-to-normal message is issued when the block detects a tran-
sition to the original state.
96
7. Block/Process Alarming B0700AG – Rev M
You enable alarm message regeneration based on alarm priority change by setting an option bit
(bit 3: 0x08) in the CFGOPT parameter in the Station block in the control processor.
97
B0700AG – Rev M 7. Block/Process Alarming
These parameters and their attributes are defined in “Common Process Alarm Parameters” on
page 77.
NOTE
With NASOPT set to 0, nuisance alarm suppression is in addition to and somewhat
analogous to the current alarm deadband function. Prior to I/A Series V8.4 soft-
ware, the alarm suppression was done only by delaying the return-to-normal.
You enable the nuisance alarm suppression by configuring NASTDB to a value greater than 0 ms.
This value is rounded to the nearest value that is a multiple of the station BPC for the block. Sup-
pression is enabled or disabled for the block as a whole.
For blocks that support multiple alarm types, a separate nuisance alarm message suppression timer
based on NASTDB and NASOPT is maintained for certain alarm types to provide nuisance
alarm message suppression by alarm type. The same time interval (NASTDB) applies to all sup-
ported alarm types in the block. Table 7-7 specifies the alarm types for which these NASTDB and
NASOPT features are supported for each block type.
Figure 7-7 shows the time history of a typical high level alarm without nuisance alarm suppres-
sion. In this scenario, four alarm active messages are sent. The active alarm messages at times T2
and T3 can be considered nuisance messages.
Alarm
Return Alarm
Alarm
Return
Alarm Return
Limit
Deadband
T0 T1 T2 T3 T4 T5
Time
Figure 7-7. Nuisance Alarm Suppression Disabled (NASTDB = 0, NASOPT is Ignored)
98
7. Block/Process Alarming B0700AG – Rev M
Figure 7-8 and Figure 7-9 show the effects of enabling nuisance alarm suppression.
For Figure 7-8, nuisance alarms are suppressed by delaying the return-to-normal condition
(NASOPT=0). The suppression deadband is set to a time indicated by the NASTDB parameter.
The nuisance messages are suppressed and only the two active messages at times T1 and T5 are
sent. Changes in the alarm state are ignored until the alarm condition has cleared continuously for
the specified NASTDB deadband time.
Return
NASTDB Alarm
Alarm
Limit
Deadband
T0 T1 T2 T3 T4 T5
Time
Figure 7-8. Nuisance Alarm Suppression Enabled (NASTDB > 0)
For Figure 7-9 nuisance alarms are suppressed by delaying the alarm detection (NASOPT=1).
The original analog alarm at time T1 remains undetected until the alarm condition exists contin-
uously for the specified NASTDB deadband time. When this happens at time T3, the alarm state
is created and the alarm message generated. The nuisance alarm messages are suppressed, and only
the two active messages at times T3 and T6 and the return-to-normal message at T4 are sent.
99
B0700AG – Rev M 7. Block/Process Alarming
Limit
Deadband
NASTDB NASTDB
T0 T1 T2 T3 T4 T5 T6
100
7. Block/Process Alarming B0700AG – Rev M
Figure 7-10 and Figure 7-11 show the effects of enabling nuisance alarm suppression.
For Figure 7-10, nuisance alarms are suppressed by delaying the return-to-normal condition
(NASOPT=0). In this example, an alarm message is sent at time T1. The subsequent
fluctuations do not cause additional changes in the alarm state until the alarm condition has
cleared continuously for the specified NASTDB deadband time. When this happens at time T4,
the alarm state is cleared and a return-to-normal message is generated. In the example, the alarm
reactivates at time T5.
NASTDB
0
T0 T1 T2 T3 T4 T5
Time
For Figure 7-11 nuisance alarms are suppressed by delaying the alarm detection (NASOPT=1).
Figure 7-11 shows the effect of enabling alarm flutter suppression by delaying the detection of a
contact alarm. The original alarm at time T1 remains undetected until the alarm condition exists
continuously for the specified NASTDB deadband time. When this happens at time T3, the
alarm state is created and the alarm message generated. In the example, the alarm reactivates at
time T5. Note that the alarms that occur at time T1 and T2 will be suppressed.
NASTDB NASTDB
T0 T1 T2 T3 T4 T5
Figure 7-11. Delayed Contact Alarming (NASTDB >0, NASOPT=1)
101
B0700AG – Rev M 7. Block/Process Alarming
Alarm Regeneration
Alarm Suppression
Priority-Change Based Time-Based (NASOPT,
Block Type (PRTYPE) (AMRTIN) NASTDB)
ACCUM HA (Pre-target Alarm), HA, HHA ----
HHA (Target Alarm)
AI HHA/LLA, HA/LA, BAD HHA/LLA, HA/LA, HHA/LLA, HA/LA
BAD
AIN, AINR HHA/LLA, HA/LA, BAD, HHA/LLA, HA/LA, HHA/LLA, HA/LA
OOR BAD, OOR
AO BAD BAD ----
AOUT, AOUTR BAD BAD ----
BIAS HHA/LLA, HA/LA HHA/LLA, HA/LA HHA/LLA, HA/LA
BIN, BINR SA, BAD SA, BAD SA
BLNALM SA SA(8) ----
BOUT, BOUTR BAD BAD ----
CHARC OOR OOR ----
CIN, CINR SA, BAD SA, BAD SA
COUT, COUTR BAD BAD ----
DGAP, PTC HHA/LLA, HA/LA, HHA/LLA, HA/LA, HHA/LLA, HA/LA,
HDA/LDA HDA/LDA HDA/LDA
DI BAD, SA BAD, SA SA
DO BAD BAD ----
EVENT BAD, TRIPA BAD, TRIPA ----
GDEV BAD, SA BAD, SA ----
IIN, IINR BAD BAD ----
IOUT BAD BAD ----
MAI, MAO BAD BAD ----
MDACT HHA/LLA, HA/LA, HHA/LLA, HA/LA, HHA/LLA, HA/LA,
HDA/LDA HDA/LDA HDA/LDA
MEALM BAD, HHA/LLA, HA/LA BAD, HHA/LLA, HHA/LLA, HA/LA
HA/LA
MOVLV, MTR, VLV BAD, SA BAD, SA ----
PATALM SA SA ----
PID, PIDA, PIDE, HHA/LLA, HA/LA, HHA/LLA, HA/LA, HHA/LLA, HA/LA,
PIDX, PIDXE, DPIDA HDA/LDA, HOA/LOA HDA/LDA, HDA/LDA,
HOA/LOA HOA/LOA
RATIO HA/LA, HA/LA, HA/LA, HA/LA, HHA/LLA, HA/LA
REALM HA/LA, HA/LA, HA/LA, HA/LA, HHA/LLA, HA/LA,
HDA/LDA, ROC HDA/LDA, ROC HDA/LDA
102
7. Block/Process Alarming B0700AG – Rev M
Alarm Regeneration
Alarm Suppression
Priority-Change Based Time-Based (NASOPT,
Block Type (PRTYPE) (AMRTIN) NASTDB)
RIN, RINR HHA/LLA, HA/LA, BAD, HHA/LLA, HA/LA, HHA/LLA, HA/LA
OOR BAD, OOR
ROUT, ROUTR BAD BAD ----
STALM BAD, SA BAD, SA ----
Note:
BAD = Bad Alarm PTA = Pre-Target Alarm (High Absolute)
HA/LA = High/Low Absolute Alarm ROC = Rate-of-Change Alarm
HDA/LDA = High/Low Deviation Alarm SA = Discrete State Alarm
HHA/LLA = High-High/Low-Low Absolute Alarm TA = Target Alarm (High-High Absolute)
HOA/LOA = High/Low Output Alarm TRIPA = Trip Alarm
OOR = Out-of-Range Alarm
103
B0700AG – Rev M 7. Block/Process Alarming
104
8. Ladder Logic Concepts
This chapter discusses ladder logic and ladder logic diagrams in depth, as well as fanned
outputs, zone control logic, programmable logic (PLB) block operation, and gives a PLB editor
overview.
Contact Fieldbus
Input/Output Module
LADDER
DIAGRAM
(To/From
the Process) >>RUNG
PROCESSING<<
105
B0700AG – Rev M 8. Ladder Logic Concepts
PLB Functions
A PLB block connects user tasks, other blocks, and other ladder diagrams with:
♦ A ladder diagram’s external I/O flags
♦ A digital Fieldbus Module’s physical inputs and outputs.
Each PLB block defines a ladder diagram.
In the Integrated Control Configurator (ICC), creating a PLB establishes a ladder diagram source
file. Using this source file, the PLB ladder logic editor lets you construct a ladder diagram, check
it for syntax errors, and produce a printed copy for documentation. You can choose to have the
ladder diagram code installed in a digital Fieldbus Module or save the source file for later use. You
can develop a library of ladder diagrams and retrieve (copy) them for installation in multiple
Fieldbus Modules. You can also save ladder diagram source files (as part of a compound) on dis-
kette.
To create ladder logic and assign it to a PLB using the I/A Series Configuration Component
(IACC), refer to I/A Series Configuration Component (IACC) User's Guide (B0700FE).
The ladder diagrams remain “generic”, independent of hardware, until the associated PLB block is
assigned to a specific Fieldbus Module. The elements then become bound to that hardware
component.
Through the PLB block’s detail (default) display, you can monitor the status of ladder logic con-
tacts, timers, counters, and coils. Alternatively, you can create your own graphic displays. Displays
that you generate access the status of ladder logic elements through external flag parameters. The
PLB’s detail display allows you to force contacts and coils on or off to verify correct operation of
the logic under simulated process conditions.
The ladder logic editor configures and checks at the block level; not at the FBM level. Since up to
eight programmable logic blocks (PLBs) can be configured to run in the same FBM, you must
consider certain interactions and constraints. These include:
♦ All ladders in a given FBM use a single coil table or table of parameter values. The
available ladder components or “technical identifiers” constitute a fixed pool of
resources associated with the final concatenated ladder. Ensure that one ladder does
not conflict with the outputs of another, for example, turning off an output that
another ladder has just turned on.
♦ FBM state control applies to all ladders in the FBM.
♦ The FBM’s 16 timer/counters are available to all ladders in the FBM. Plan for the
consistent use and selection of these 16 components across ladder boundaries. Always
reset timers and counters prior to use.
♦ Once you configure a timer/counter with a specific technical ID, you cannot associate
that ID with a different timer/counter.
♦ The total number of ladder logic lines for all ladders in a given FBM must be less than
98.
♦ The FBM can accommodate approximately 850 bytes of object code representing the
ladder logic. This can support about 390 user-entered ladder symbols. (Straight line
horizontal and vertical segments can be considered as using no memory.)
106
8. Ladder Logic Concepts B0700AG – Rev M
A ladder logic diagram is made up of rungs. A ladder rung is a logical element with one or more
input conditions and a single output value. (Outputs can be paralleled for fanout.)
When drawn, the logic consists of two conceptual vertical rails – power source on the left and
return on the right. (These rails do not appear visibly in ladder displays.) Coils, timers, and coun-
ters attach directly to the right-hand rail. Contacts complete a power flow path from the left-hand
rail to the timer, counter, or coil
( )
Start Pump
PB
Ladder logic is executed rung by rung from top to bottom of the ladder. Ladders are executed at
an average of 300 ladder logic symbols in 20 to 25 ms. During execution, each contact symbol in
the rung is examined and compared with the Boolean value referenced by its technical identifier.
Power flow is enabled through the contact in the following situations:
♦ The contact is represented as normally-open on the ladder diagram and the referenced
input is true (present or active).
♦ The contact is represented as normally-closed on the ladder diagram and the refer-
enced input is false (not present or inactive).
Ladder logic flows from left to right, mimicking power flow from source to destination.
As each ladder logic rung is executed, if the enabled contacts provide a complete path from the left
margin (power rail) to the output coil (or paralleled coils) connected to the right margin (return
rail), then the coil is “activated” (that is, the Boolean value for its associated technical identifier is
set true). The coil remains active until the next cycle when that rung is scanned and the inputs are
again analyzed. If the power flow path no longer exists, the coil is deactivated, unless the coil is a
latching type.
Latching coils, once energized, remain active until an unlatching coil with the same technical
identifier is energized.
You place logic symbols strategically on the ladder rungs to depict a combination of conditions or
sequence of events. This placement determines the control logic.
107
B0700AG – Rev M 8. Ladder Logic Concepts
The contacts can be connected in series in a simple circuit where all conditions must be met for
the path to be completed (ANDing of conditions). A normally open contact provides a path when
the condition for which it is named is true. A normally closed contact provides a path when the
condition for which it is named is false. In this series network, when all the conditions represented
by normally open contacts are true and all the conditions represented by normally closed contacts
are false, the path is complete.
/ ( )
Start Over Pump
PB Temp
A row contains up to seven contact symbols; the last position is reserved for a coil symbol. Hori-
zontal “connector” symbols provide power flow through positions in a row where no contact is
configured.
Rows may be interconnected through a vertical connector symbol. A ladder rung comprises all
rows (branches) connecting to a given coil, timer, or counter, or fanout of these. You can scroll
vertically to view a ladder diagram containing more rungs than the screen can display at one time.
Vertical Vertical
Horizontal
Connector, Connector,
Connector Symbol Up Symbol Down Symbol
The contacts can be connected in a series, parallel circuit where the parallel portion provides an
alternate set of conditions that allow the path to be completed (ORing of conditions). For
example, the main leg could provide for activating a coil, and the parallel leg provide a path to
keep it activated. When logic continuity exists in at least one path, the rung is true or has a GO
condition.
( )
Start Over Pump
PB Temp
Full Stop
Tank PB
108
8. Ladder Logic Concepts B0700AG – Rev M
HELP SYMBOLS COMPILE FILES PRINT NEW LINE NEW TI NEXT TI DONE CANCEL
CIN_14 CIN_11
Full Stop
Tank PB
Tank fill.
In the ICC, you build your ladder diagram in a work area occupying all of the screen below the
menu bar, except for a column at the right for timer/counter preset and reset values. Figure 8-7
shows the work area that is reserved for the ladder rungs and the logic symbols.
The ladder logic editor lets you create ladder diagrams from a set of predefined symbols and iden-
tifiers, preset and reset values for counters and timers, and your choice of text labels for symbols
and rungs. A ladder diagram row accepts up to seven series-contacts and a coil.
109
B0700AG – Rev M 8. Ladder Logic Concepts
From the menu bar you can select SYMBOLS to display the symbols and function key assign-
ments which create these or HELP to display the instruction set and technical identifiers that can
be used for constructing a ladder.
HELP SYMBOLS COMPILE FILES PRINT NEW LINE NEW TI NEXT TI DONE CANCEL
timer
and
work area
counter
preset/
reset
values
Symbols
Table 8-1 below shows the ladder instruction set used to implement ladder logic.
Vertical Connector (down) Joins two rows when used together with a matching
vertical connector (up).
Vertical Connector (up) Joins two rows when used with a vertical connector
(down). Used in pairs, vertical connectors provide
power flow vertically within a ladder diagram.
( ) Energize Coil Sets the Boolean value representing coil status true if
the rung has a power flow path. If the path is lost, the
Boolean value is set false.
( ) Write Not Coil Sets the Boolean value representing coil status false if
the rung has a power flow path. If the path is lost, the
Boolean value is set true.
—(L)— Latch Coil Sets the Boolean value representing coil status true if
the rung has a power flow path. If the path is lost after
the coil is set, the Boolean value remains true until the
associated Unlatch Coil is set.
—(U)— Unlatch Coil Unlatches an output that was previously set by a
Latch Coil instruction.
110
8. Ladder Logic Concepts B0700AG – Rev M
111
B0700AG – Rev M 8. Ladder Logic Concepts
HELP SYMBOLS COMPILE FILES PRINT NEW LINE NEW TI NEXT TI DONE CANCEL
TC01_S
Timer1
Schematic for blending initial ingredients
Inputs to and outputs from ladder logic are stored as Boolean values referenced by technical iden-
tifiers. These identifiers are chosen from a list of valid names (see Table 8-3).
112
8. Ladder Logic Concepts B0700AG – Rev M
The user-defined label consists of two text fields that may contain any comments (seven charac-
ters per field) to enhance the readability of the ladder diagram. Each label is associated with the
technical identifier, not with the symbol, as may be seen by the following rung example.
CO_15 CO_15
/ ( )
AREA123 AREA123
AGITATE AGITATE
113
B0700AG – Rev M 8. Ladder Logic Concepts
The control processor can obtain the status of a ladder logic physical input through the CIN_nn
parameter of the PLB block.
Outputs (Coils)
Outputs are represented as coils (see Table 8-5). The symbol and technical identifier assigned to
the coil determines the type of output provided:
♦ Contact output
♦ External output flag
♦ Internal flag
♦ Timer
♦ Counter.
Contact outputs control the status of Fieldbus Module output channels.
External output flags allow control processor blocks to monitor the status of a ladder rung.
Internal flags allow you to create AND conditions of more than seven elements in a single ladder
rung by cascading INT_nn elements.
Timer/counter flags allow you to condition rung outputs on the passage of a specified length of
time or the occurrence of a specified number of events.
Within the ladder diagram, any of these outputs can be represented as a normally open or a nor-
mally closed contact and used in both forms as many times as needed. However, a coil provides
only one physical output (CO_nn). To send output to an additional Fieldbus Module channel,
you would configure an additional coil, with its own technical identifier, in parallel with the first.
114
8. Ladder Logic Concepts B0700AG – Rev M
NOTE
All timers and counters use a “TC” technical identifier prefix, followed by a number
from 01 through 16, inclusive. For example, TC01 or TC16.
115
B0700AG – Rev M 8. Ladder Logic Concepts
Term Description
Ladder Rungs Evaluate to true or false.
Counters/Timers Are reset (contain the configured reset value), counting or timing,
count satisfied or delay timed out (at or above the configured preset
value), or overflow (at or beyond the maximum or minimum count
or time value)
Flags Are either true (raised, set, or 1-state) or false (lowered, reset,
cleared, 0-state).
Coils Are either Energized (activated) or De-energized (deactivated).
Associated with each timer/counter are two flags for communicating with the ladder and three
registers for controlling timer/counter operation.
Each timer or counter has a status flag and an overflow flag. The status flag is set when the pre-
specified count or time delay has been satisfied. The overflow flag is set when the maximum or
minimum count or delay time has been exceeded, and wrap has occurred.
Each timer or counter has three 16-bit registers, supporting counts from 0 to 65,535 and delay
times from 0 to 6,553.5 seconds. The registers store an initial value, a final value, and a current,
accumulated value. You specify initial and final values during configuration. Refer to Table 8-8.
116
8. Ladder Logic Concepts B0700AG – Rev M
Transition Counters
Up counters operate on rung transitions from false to true. Starting from a configured reset value,
an Up counter increments on each transition toward a configured preset value.
Down counters operate on rung transitions from false to true. Down counters are SET immedi-
ately following a reset signal to reset its value. When the count decrements and counts past the
preset value, the status is set FALSE. Once the count has been satisfied, the counter’s status flag is
set and remains so until the Reset coil for that counter is energized.
Retentive Timers
A retentive timer indicates, through its status flag, that its rung has been in a particular state for at
least the specified delay period. The delay period is determined as the difference between the pre-
set and reset values configured for the timer. Starting from the reset value, the timer counts clock
pulses or ticks that occur every tenth of a second. This type of timer retains the accumulated
count during intervals when its rung state is false.
An on-delay timer counts ticks whenever its rung state is true. As long as the delay is in effect, the
timer’s status flag is false. When the accumulated count equals the preset value, the timer’s status
flag is set true.
An off-delay timer counts ticks whenever its rung state is false. As long as the delay is in effect, the
timer’s status flag is true. When the accumulated count equals the preset value, the timer’s status
flag is set false.
Once the delay has been satisfied, the timer’s status flag retains its state until the timer’s reset rung
is set true. Regardless of timer rung state, the count for either type of timer is forced to the reset
value and the timer’s status flag held false whenever the timer’s reset rung is true.
Table 8-9 for On-Delay and Table 8-10 for Off-Delay timers show the cause and effect relation-
ships among Reset coil state, timer rung state, accumulated tick count, and reset/preset values.
This section has two figures (for the On-Delay and the Off-Delay timers) that show the counting
action with various changes in timer rung state.
* Note that in each row, the emphasized entry initiates change in other asterisked entries in the same
row.
117
B0700AG – Rev M 8. Ladder Logic Concepts
CIN_15 TC01_S
(RTO)
Normally
open input
contact (CIN_15)
Gated “Ticks”
Time >=
Timer Overflow 65535
(TC01_O) (6,553.5 S)
RST Coil
(TC01_S)
Reset Rung Off-Delay Timer Accumulator Status Flag Timer Overflow Flag
(RST Coil) Rung (RTF Coil) Register (_S Coil) Advance (_O Coil)
True* don’t care = Reset Value* False* No False*
False True* = Reset Value True* No False
False False* > Reset Value True Yes* False
False True* > Reset Value True No* False
False False = Preset Value* False* Yes False
False False > 6,553.5* False Yes True*
* Note that in each row, the emphasized entry initiates change in other asterisked entries in the same
row.
118
8. Ladder Logic Concepts B0700AG – Rev M
CIN_15 TC01_S
(RTF)
Normally
open input
contact (CIN_15)
Gated “Ticks”
Time >=
Timer Overflow 65535
(TC01) (6,553.5 S)
RST Coil
(TC01_S)
The coil symbol that you insert in the ladder determines whether a specific structure is treated as
a counter or a timer. You complete the definition by associating a technical identifier with the coil
symbol. To use a timer or counter to control a rung, you insert a contact symbol in the rung and
assign it the timer or counter identifier, together with an “_S” for the status flag or “_O” for the
overflow flag. To control the reset of a counter or timer, you build a rung that outputs to a Reset
coil that you give the same technical identifier as that of the counter or timer.
Counting, timing, and reset operations, including related changes in the status and overflow coils,
are performed when the corresponding symbols are encountered during ladder solution.
The tick interval is 0.1 seconds. This clock tick is a global Fieldbus Module function that is not
synchronized with ladder scans in any way. This means that turning a timer on and off rapidly to
accumulate short times may produce unpredictable results.
Non-Retentive Timers
The non-retentive on-delay timer (TON) is identical in operation to the RTO coil, except that
any period of false rung state is treated as if a Reset (RST) has occurred, that is, timing accumula-
tion does not bridge false-rung periods. Similarly, non-retentive off-delay timers (TOF) treat peri-
ods of true rung state as if a Reset had occurred.
119
B0700AG – Rev M 8. Ladder Logic Concepts
! WARNING
Without a Reset (RST) instruction the counter’s accumulator starts at a zero value.
For the down counter, this means the first count rolls the counter over to 65,535
and sets the overflow flag. You should always configure a Reset for twice the counter
structures you plan to use.
Connector Symbols
There are two types of symbols providing only power flow: horizontal connectors and vertical
connectors.
Horizontal connector symbols provide power flow through symbol positions where no symbol is
configured.
Two different connector symbols are needed to connect two ladder rows in the form of a branch.
A down vertical connector must be attached to the upper ladder row. An up vertical connector is
inserted as the final element of the row beneath it. The vertical connectors must meet one another
to form a single vertical line. The connectors are inserted equidistant between two symbol’s
positions.
Blank Positions
A blank in a symbol position interrupts rung power flow.
120
8. Ladder Logic Concepts B0700AG – Rev M
NOTE
1. MCR is Master Control Relay; ZCL is Zone Control Logic.
2. MCR transitions do not cause counters to count.
3. MCR can affect ZCL rungs.
4. When MCR is false, the only coil that can be written true is MCR itself.
121
B0700AG – Rev M 8. Ladder Logic Concepts
If the state of a timer rung is such that the timer is ticking, if the zone transitions to false, the tim-
ers cease operation.
The ladder logic implementation allows nested and overlapping ZCLs and MCRs in any
combination.
Initialization (INIT)
NOTE
The INIT coil is global within the same FBM; that is, if there are multiple ladders
resident in a given FBM, activating the INIT coil in any one of those ladders initial-
izes all the ladders in the FBM.
COMMF FAILSF
( )
122
8. Ladder Logic Concepts B0700AG – Rev M
Fail-safe (FAILSF)
NOTE
The FAILSF coil is global within the same FBM; that is, if there are multiple lad-
ders resident in a given FBM, activating the FAILSF coil in any one of those ladders
puts all the ladders in the FBM into the configured fail-safe mode.
Writing the Fail-safe (FAILSF) coil true forces physical outputs to the preconfigured fail-safe state.
It does not affect values in the coil table. During the output exchange portion of the scan cycle,
the value of the output coil is checked and the physical outputs are handled based on the values of
the fail-safe, connect, and hold flags. Writing the FAILSF coil true will not override a control pro-
cessor specification of disconnect-hold.
Fanned Outputs
Fanned outputs are supported when implemented as a single vertical column branching down
from the first line of the rung, immediately after the seventh element position. See Figure 8-13.
CO_7
( )
AGITAT
123
B0700AG – Rev M 8. Ladder Logic Concepts
RUNGS INCLUDED
IN “MANUAL” LOGIC
(executed only if
“MANUAL” is true)
RUNGS INCLUDED
IN “AUTO” LOGIC
(executed only if
“MANUAL” is false)
CIN_1
( ZCL )
SET
MANUAL
( NCL )
124
8. Ladder Logic Concepts B0700AG – Rev M
CIN_1
( ZCL )
SET
MANUAL
IFL_5 CO_1
( )
FILL PUMP
( NCL )
RUNGS INCLUDED
IN “MANUAL” LOGIC
(executed if
“MANUAL” is true)
RUNGS INCLUDED
IN “FAST” LOGIC
(executed only if
“FAST” is true)
END “FAST” ZONE
END “MANUAL” ZONE
125
B0700AG – Rev M 8. Ladder Logic Concepts
CIN_1
( ZCL )
MANUAL
OP
IFL_3 IFL_2
CO_7
( )
STOP START AGITATE
CIN_8
( ZCL )
FST/SLO
START “FAST” ZONE
( NCL )
( NCL )
END “MANUAL” ZONE
126
8. Ladder Logic Concepts B0700AG – Rev M
♦ The following geometry is allowed only in the first line of a rung. This constraint dis-
allows nested branches, which are not supported in ladder diagrams:
♦ Use no more than two vertical connectors to link a row of adjoining symbols to a pre-
ceding ladder line.
( ) [Ladder line n]
Allowed
( ) [Ladder line n]
Not Allowed
The following considerations relate to the use of overlapping technical identifiers in different seg-
ments of the same composite ladder.
A given technical identifier (for example, OFL_1) may be entered in more than one ladder seg-
ment, but doing so does not create additional OFLs. There is only one OFL_1, with a single data
value, in the FBM. It may be entered as an output coil in multiple segments of the ladder, in
which case the final concatenated ladder will have more than one rung ending with symbol
OFL_1. When the OFL_1 value is transmitted to the control processor, its value will depend on
the evaluation of the highest-numbered rung ending in OFL_1, that is, the last calculation of
OFL_1 during the ladder scan. All PLBs connected to that FBM will receive this value of OFL_1
as an input. This implies that if the usage of technical identifiers is overlapped, a PLB block could
receive values of parameters from the FBM different from the ones expected on the basis of their
own ladder segments. The same considerations apply to overlapped usage of COs, TCs, and IFLs.
If any IFL is referenced in multiple segments of a composite ladder, the value sent down to the
FBM for use in solving the ladder will be the value of that IFL parameter in the PLB which is pro-
cessed last. This will depend on the zones, and positions within the zones, of the various PLBs
involved, as shown on the Block/ECB Functions screen of the Integrated Control Configurator.
127
B0700AG – Rev M 8. Ladder Logic Concepts
Manual/Auto
Device ID
TO/FROM
TO/FROM OFL_1 through OFL_32 PROGRAMMABLE OFL_1 through OFL_32 OTHER
FIELDBUS CONTROL
MODULE BLOCKS
IFL_1 through IFL_32 LOGIC IFL_1 through IFL_32
As part of normal Fieldbus data input processing, all inputs and outputs are written to and read
from the Fieldbus Module in one transaction:
♦ The Interface block writes the current External Input Flags to the Fieldbus Module.
These are signals from other blocks to initiate or modify ladder logic actions.
♦ The Fieldbus Module returns its latest scanned data for:
♦ Fieldbus Module status
♦ External Output Flags. These are signals to other blocks of the results of ladder
logic actions.
The Fieldbus Module ladder logic now executes the new External Input Flags.
The PLB has an Auto/Manual mode that determines control of block output parameters. Opera-
tionally, MA lets you switch control of block flag outputs and physical outputs from the ladder
program (Auto) to the user (Manual).
In Auto, the block secures its own output parameters and updates them according to ladder logic
and Fieldbus Module inputs.
The block reads the ladder logic external output flag references from the Fieldbus Module and
updates the appropriate output parameters with these values. The block writes input parameter
values to the appropriate ladder logic external input flag references of the Fieldbus Module.
128
8. Ladder Logic Concepts B0700AG – Rev M
The input parameter values are written to the specified ladder logic input flag registers. If either
the Fieldbus Module is not operational or the ladder program is off-line, the inputs are not writ-
ten and the outputs are not updated. The BAD parameter is updated and the BAD status of all
output flag records are set.
When the block is placed into Manual, the external output flag parameters from the ladder pro-
gram are updated by the block. The input flag parameters continue to be written to the external
input flags in the ladder program.
The Manual mode allows you to disconnect outputs from the Fieldbus Module ladder logic for
checkout or simulation from an external source. In Manual, the block unsecures its Boolean type
outputs. Any task or process is then allowed to use Set calls to write to the outputs.
Ladder segments in different Fieldbus Modules can communicate with each other through the
PLB input and output flag parameters. An external output flag from a ladder program in one
Fieldbus Module can be connected to an external input flag of a ladder program in another Field-
bus Module through the respective block’s output and input flag parameters. Switching the MA
state of the upstream block to manual would allow for the independent and isolated operation of
each flag under user control.
The physical inputs at the Fieldbus Module can be read by a CIN block. The physical outputs at
the Fieldbus Module can be read by a COUT block. Both physical inputs and physical outputs
are read by the PLB.
In Manual, the block writes ladder logic external output flags. The block supports Manual/Auto
mode for manually updating block outputs. Manual does not affect the operation of the input
parameters or external input flags. In the manual mode, the updating of the output parameters is
halted and control of the output parameters by workstations, other blocks, displays, and processes
(programs) is possible.
Various software subsystems access internal information to edit a ladder diagram, display rung
power flow, read and write timer/counter values, and control the modes of ladder logic operation.
Displays that you configure can access ladder logic through external flag parameters in PLBs.
129
B0700AG – Rev M 8. Ladder Logic Concepts
To/from
Channel, Control, SHARED Process
and Security BUFFERS
Commands BACKGROUND
Communications;
Other interrupts
Ladder program
Coil, Register,
FIELDBUS MODULE
and Status Data
DISPLAY
SOFTWARE CONTROL PROCESSOR
Command Description
1. Read Channel Data Read both the state of the physical I/O and the logical outputs
of the ladder.
2. Write Channel Data Write the external input flag values used by the ladder logic
processor.
130
8. Ladder Logic Concepts B0700AG – Rev M
Command Description
3. Object Code Download Download object code to the program code space that is not in
use.
4. Switch Program Switch the logic processor to the program code space that is
not in use.
5. Write Ladder Logic Status Determine the ladder logic operating mode.
6. Read Coil Table Data Read the Boolean state of all 255 coils to support displays. This
command also updates the register values read by the read
register data command.
7. Read Register Values Read the preset, reset, and accumulator register values to
support displays. The values supplied are those saved at the
time of the most recent read coil table request.
8. Write Register Values Change the values of the timer/counter preset and reset
registers to support displays.
9. Write Force On List Write the Fieldbus Module force-on list when the logic
processor is in test mode. All force lists are optionally erased
on exit from test mode.
10. Write Force Off List Write the Fieldbus Module force-off list when the ladder
processor is in test mode. All force lists are optionally erased
on exit from test mode.
131
B0700AG – Rev M 8. Ladder Logic Concepts
The values in coil memory are always transcribed to the corresponding Fieldbus Module external
flag buffer. External flag outputs await the control processor’s next communications request.
The ladder logic sets physical outputs as specified under one of the following situations:
1. I/O connected and fail-safe false: The values in coil memory are transcribed to the
corresponding physical Fieldbus Module outputs.
2. Fail-safe true: The physical outputs are set to the preconfigured values specified by the
configuration table.
3. I/O not connected: The physical outputs are set as specified by the fail-safe and hold
flags.
During the output phase, the buffers that hold the data blocks for display support are also
updated. This buffering allows the foreground to handle all the normal communications messages
asynchronously with ladder evaluation.
132
8. Ladder Logic Concepts B0700AG – Rev M
Run Flag
The Run flag defines whether the logic solving portion of the scan cycle is running.
The I/O exchange portions of the scan cycle always occur. The Connect, Hold, and Fail-safe flags
determine behavior of the outputs as defined in the following sections.
Test Flag
The ladder logic configuration/operation software in the control processor controls the Test flag.
Test Flag Set To One – The ladder logic performs the following functions:
Accepts and processes force lists.
Writes to timer/counter accumulator registers.
The added processing required to support force lists causes the cycle time performance of the lad-
der logic to be degraded when the Test flag is set to one.
Connect Flag
The state of the Connect flag determines whether the physical I/O is controlled by the ladder
logic.
In the Test mode of the ladder logic configuration/operation software in the control processor,
you select an operating mode that includes setting the state of the Connect flag to one.
Fail-safe Flag
When the Fail-safe flag is set to one, the physical outputs are driven to the state determined by the
Fieldbus Module configuration table (established through integrated control configuration).
Control of the Fail-safe flag depends upon the status of the Connect flag as follows:
The Fail-safe flag has priority over the Hold flag. If both are set to one, the result is fail-safe status.
Fail-safe status is also the default, should the control processor ever set the Connect flag to zero
without setting either Fail-safe or Hold to one.
133
B0700AG – Rev M 8. Ladder Logic Concepts
Hold Flag
The Hold flag is recognized only if the Connect flag is set to zero. When the Hold flag is set to
one, the physical outputs are held at the state that was in effect at the time the flag was set to one.
Single Scan Flag Set To One and Run Single Scan Flag Set To Zero and Run
Flag Set To One Flag Set To One
The Single Scan flag initiates a single scan. The ladder processor cycles continuously.
The scan sets the flag to zero.
INIT Flag
If you choose to install the ladder in run mode and initialize on start up, the control processor sets
the INIT flag in the ladder status byte. The ladder program performs a cold start initialization of
the ladder prior to executing the first scan. All coils are reset, the INIT coil is set, and all
timer/counters are reset.
The ladder logic also sets the INIT flag any time a cold program start is requested by other soft-
ware in the control processor or the INIT coil is set by the internal logic. INIT is set to zero auto-
matically at the end of the first scan following initialization.
134
8. Ladder Logic Concepts B0700AG – Rev M
You can configure ladder logic from any system display station equipped with a keyboard and
pointer device. In the Edit mode of operation, you can insert, delete, and move symbols in the
diagram.
As you construct a ladder diagram, the PLB editor builds a source file representing the desired
logic. The editing screen displays the ladder corresponding to the PLB name. An “empty” ladder
file causes a display of the ladder name only.
Editing consists of placing logic symbols that represent contacts, relays, timers, and counters
within the rungs of the ladder. If you elect to save the edited version, the original ladder is
replaced by the new. You can check your ladder for syntax errors at any point in your editing.
NOTE
For information on the Ladder Editor in IACC, refer to I/A Series Configuration
Component (IACC) User's Guide (B0700FE).
Configuration Example
When configuring PLBs for different segments of a single ladder diagram, avoid assigning an
external input flag to more than one block. If two PLBs were to update the same input flag, the
flag value received from the first block would be overwritten when the other block was processed.
The five-part diagram accompanying the configuration example shows part of a control strategy
to pump a fluid from either of two tanks. The first part shows the process, the next two show the
control blocks, the fourth shows the I/O table and flag table connections to the PLBs, and the
fifth shows a portion of the ladder diagram.
The example is not a practical application. It is intended only to show concepts associated with
segments, while limiting each segment to one rung for simplicity. Arbitrarily, some of the control
is implemented through external I/O flags and some through physical I/O channels to demon-
strate the two methods of communicating with ladder logic.
In the example, an operator presses one of two switches to select a tank to supply fluid. If the
tank’s low level switch is not closed, the ladder logic output to an On/Off Valve controller (VLV)
block opens the tank’s drain valve. Ladder logic causes the pump to run if either tank valve is
open.
Physical contact inputs are available to the ladder from input channels of the Fieldbus Module.
Contact inputs from the operator panel and from valve limit switches activate one of the module’s
physical output channels to operate a motor control relay in the process. To demonstrate another
input path, one input is routed through an MCIN block to the PLB as an external input flag to
the ladder. To demonstrate other output paths, the PLBs transfer external output flags from the
ladder to VLV blocks and a COUT block.
135
B0700AG – Rev M 8. Ladder Logic Concepts
P1 control
V2 control
V1 control
V1 position
P1
Pump
V2 position
T2 empty
Drain T2
T1 T2 Panel
Tank Switch Tank Oper Drain T1
Switch
Low Level Low Level
T1 Empty CIN_1
Fieldbus
T1 PLB OFL_1
Drain T1 Module VLV
CIN_2 (Segment 1) To V1
BLOCK
T2 Empty CIN_3
Physical T2 PLB OFL_2
Input VLV To V2
Drain T2 (Segment 2)
CIN_4 BLOCK
Channels
1–4
CIN_1
OFL_1 OFL_2
::
CIN_4 LADDER
DIAGRAM
(Segments 1, 2)
136
8. Ladder Logic Concepts B0700AG – Rev M
To pump
FIELDBUS P1
MODULE
V1 Posit FIELDBUS
MODULE
Physical
V2 Posit MOTOR
Output
IFL_1 Channels CONTROL
Physical ALL PLB
RELAY
Maint Input (Segment 3)
CIN_7 OFL_3
Disable Sw Channels MCIN COUT
5–7 BLK BLK
IFL_1
CIN_5
:: LADDER PUMP ON
CIN_6 DIAGRAM LAMP
(Segment 3)
: : : :
CIN_5 PLB CIN_6 PLB PLB
(Common
(Tank 2 Logic)
Logic)
(Tank 1 Logic)
137
B0700AG – Rev M 8. Ladder Logic Concepts
[Common]
Run
Pump
OFL_2 CIN_6
OFL_32
Open Valve2
Valve2 Open Pump On
138
9. Sequence Logic
This chapter covers sequence logic control: sequential control block types and their various
states, sequence processing, and SBX programming.
Sequence logic control complements continuous and ladder logic control with regulatory feed-
back applications at the equipment control level. For example, the sequential control software can
be used to supervise a sequence of activities such as filling a tank, blending its contents, and drain-
ing the tank.
Whereas most continuous control blocks have fixed algorithms, sequence control blocks have
user-defined algorithms. Sequential control software enables you to:
♦ Define a sequence of events
♦ Monitor process conditions, taking corrective action when required
♦ Time events
♦ Manipulate any compound or block parameter or any shared variable
♦ Output messages to any logical device or to the historian.
To introduce sequential control to a control strategy, you must define sequential control blocks
and add them to compounds.
Sequential control blocks are configured through the ICC or IACC just as continuous blocks are,
except that in addition to configuring parameters, you must define sequence logic for the block.
You can choose either the ICC or IACC to configure sequence blocks, but blocks in a controller
configured with one configurator cannot be edited with the other configurator.
The ICC offers a series of menu functions for creating sequence logic. For more information refer
to Integrated Control Configurator (B0193AV).
The IACC offers the ST Code Editor, ST Template Editor, and ST Templates for creating
sequence logic. For more information refer to I/A Series Configuration Component (IACC) User's
Guide (B0700FE).
Sequence logic is created with the Sequence Language, a subset of the High Level Batch Language
(HLBL). The Sequence Language is a high level programming language resembling Pascal, but
specifically geared toward creating process control strategies. High Level Batch Language (HLBL)
is described in High Level Batch Language (HLBL) User’s Guide (B0400DF).
139
B0700AG – Rev M 9. Sequence Logic
Sequence Block
There are three Sequence block types:
♦ Independent (IND)
♦ Dependent (DEP)
♦ Exception (EXC).
IND and EXC blocks run independently of other Sequence blocks in the same compound. DEP
blocks pause when an EXC block in the same compound is active.
This relationship between DEP and EXC blocks allows you to separate a sequence algorithm for
handling normal conditions from a sequence algorithm for handling alarm conditions. For exam-
ple, if a Monitor (MON) block detects an alarm condition and activates an EXC block to take
corrective action, the DEP block pauses until the corrective action is complete. When the EXC
block is done, the DEP block can finish executing its sequence algorithm.
A Sequence block contains a user-defined sequence algorithm. You can use a Sequence block to:
♦ Manipulate parameters and shared variables.
Refer to the table “Sequence Compiler Limits” in High Level Batch Language (HLBL)
User’s Guide (B0400DF) for the maximum number of external references in each sub-
routine or in the main code and all SBXs.
♦ Change the flow of execution based on the state of parameters and shared variables.
♦ Activate other Sequence and Monitor blocks.
♦ Measure time.
♦ Report to the Historian.
♦ Send information to logical devices, such as printers.
Refer to the table “Sequence Compiler Limits” in High Level Batch Language (HLBL)
User’s Guide (B0400DF) for message related limits.
♦ Call a subroutine and pass arguments, if any.
♦ Make calculations.
♦ Simulate a process for testing purposes.
A Sequence block is composed of:
♦ Standard Parameters
♦ Block Type Identification
♦ Symbolic Constants
♦ Local Block Variables.
Refer to the table “Sequence Compiler Limits” in High Level Batch Language (HLBL)
User’s Guide (B0400DF) for local variable related limits.
♦ User Labels
♦ Include Files
♦ Subroutines (variables and statements)
♦ Standard Block Exception Handlers
♦ Block Statements, grouped into Steps.
Each statement, whether in the block’s main section, in its subroutines, or in its stan-
dard block exception handlers, may optionally have a label.
140
9. Sequence Logic B0700AG – Rev M
Refer to the table “Sequence Compiler Limits” in High Level Batch Language (HLBL)
User’s Guide (B0400DF) for labels related limits.
Standard parameters show block operation details and allow you to control block operation and
connect the block in a control strategy that includes continuous blocks, ladder logic blocks, and
other sequence blocks.
Block Type identification is a small block of information at the start of the sequence language file
where you provide data such as block name, type, creator, revision level and date.
Symbolic constants are identifiers which represent constant values. They are used to indicate or
illustrate the meaning of such values. The constants are an aid in compiling sequence blocks.
Changing the value of a constant in an include file does not affect currently running or already
compiled sequence blocks automatically. After such a change, the blocks containing source code
in which the constants are used have to be recompiled to effect the change.
Block variables are local and are not accessible from outside the block. You define their number
and their size. There are no user labels for local block variables. Refer to them by their declared
names. You can use them in any HLBL expression and you can assign them to each other, to user
(array) parameters, and to external references.
Local block variables can be any of the following types:
♦ Boolean and boolean array
♦ Long integer and long integer array
♦ Real and real array
♦ String and string array.
For local variables there are three string lengths: short (6 characters), medium (12
characters), or long (80 characters).
All arrays in the local block variables (main section) and the local subroutine variables may be
multi-dimensional, with a maximum of 256 dimensions.
When specifying the types of main section or subroutine local variables, you may use a comma-
separated list of variables before the type specification.
Refer to the table “Sequence Compiler Limits” in High Level Batch Language (HLBL) User’s Guide
(B0400DF) for the maximum number of comma-separated arguments before a data type specifi-
cation.
B = Boolean
I = Long Integer
R = Real
S = String of 80 Characters
141
B0700AG – Rev M 9. Sequence Logic
S6 = String of 6 Characters
S12 = String of 12 Characters
User-labeled parameters can be referenced by the Sequence block’s user-defined algorithm. There
are a fixed number of each of the following types: real, long integer, Boolean, and string. All types
except string and the data store arrays can be linked with parameters in other blocks and com-
pounds and shared variables. The strings and data store arrays are settable but not connectable.
The standard parameters, all of which may be user-labelled, are:
Standard and user-labeled parameters are described in Integrated Control Block Descriptions
(B0193AX). Configuring parameters is described in Integrated Control Configurator (B0193AV) or
I/A Series Configuration Component (IACC) User's Guide (B0700FE).
An include file can be any set of HLBL statements. Use include files to define specific constructs
such as sophisticated WAIT loops or complicated expressions of a set of parameters, or to define
objects with a global scope such as symbolic constants, subroutines, or standard block exception
handlers. You cannot compile include files separately.
The subroutine allows you to specify a general piece of control logic just once and apply it as often
as required in the block algorithm. A subroutine is a sequence of HLBL user-defined statements
that can be called from the sequence block’s main code or from another subroutine. Subroutines
can use any HLBL statement except for standard block exception handlers.
You can use a user-defined number of arguments to parameterize a subroutine. The data types of
these arguments must be one of the data types supported in HLBL for block parameters and local
variables.
You cannot install a sequence subroutine in a station as an independent entity and you cannot
access it from outside the sequence block in which it is installed.
142
9. Sequence Logic B0700AG – Rev M
An Independent, Dependent, or Exception block may have subroutines. Monitor and Timer
blocks do not support subroutines.
Refer to the table “Sequence Compiler Limits” in High Level Batch Language (HLBL) User’s Guide
(B0400DF) for subroutine related limits.
A Standard Block Exception Handler (SBX) is a user-specified section of HLBL statements that
allows the sequence block to react to an operational error during automatic execution or to an
outside interruption during normal block operation.
There are five events for which SBXs can be specified. Two are error handling SBXs:
♦ User errors (OP_ERR between 2000 and 3000)
♦ System errors (all other errors).
The other three are state change SBXs:
♦ Switch to Inactive
♦ Switch to Manual
♦ Switch to Paused.
Sequence language statements define the sequential control algorithm, as specified by the user.
The Sequence language is described in High Level Batch Language (HLBL) User’s Guide
(B0400DF).
Monitor Block
A Monitor (MON) block contains up to 16 user-defined Boolean expressions called cases. The
result of the evaluation of a monitor case is stored in the associated boolean output parameter.
When one of the cases evaluates to true, the MON activates a sequence block (EXC, DEP, IND,
or MON). In this way, up to 16 blocks can be activated from the MON block.
A Monitor block is composed of:
♦ Standard Parameters
♦ Blocktype Identification
♦ Symbolic Constants
♦ User Labels
♦ Monitor Cases (up to 16).
User-labeled parameters can be referenced by the Monitor block’s user-defined algorithm. There
are a fixed number of each of the following types: real, long integer, and boolean. All types can be
linked with parameters in other blocks and compounds and shared variables.
Standard and user-labeled parameters are listed and described in Integrated Control Block Descrip-
tions (B0193AX). Configuring parameters is described in Integrated Control Configurator
(B0193AV) or I/A Series Configuration Component (IACC) User's Guide (B0700FE).
A monitor case consists of a monitor condition and an optional activation request that is per-
formed when the condition is true.
Example:
0001 WHEN level_hi DO :TANK_1:HI_LEVEL_EXC
♦ The case number is 0001.
♦ The condition is “level_hi”, where level_hi is a user labeled parameter.
143
B0700AG – Rev M 9. Sequence Logic
Timer Block
A Timer (TIM) block keeps track of time while control strategies are executed. It is composed of
standard parameters and four timers. TIM blocks do not contain any Sequence language
statements.
Standard parameters show block operation details and allow you to control block operation.
A timer is composed of a real and a Boolean parameter. The Boolean parameter value determines
whether the real parameter is updated or not when the block is processed. When the Boolean
value is true, the real parameter is updated. When the Boolean value is false, the real parameter is
not updated.
The TIM block is processed when the compound in which it resides is On and the block is in
Auto. When a TIM block is processed, timers that have been started are updated every scheduled
Block Processing Cycle (BPC). Timers are started by an external source, such as a statement in a
Sequence block.
Standard parameters are listed and described in Integrated Control Block Descriptions (B0193AX).
Configuring parameters is described in Integrated Control Configurator (B0193AV) or I/A Series
Configuration Component (IACC) User's Guide (B0700FE).
144
9. Sequence Logic B0700AG – Rev M
The Sequence states and the Application states control sequential control block algorithm execu-
tion and the operational state of block outputs.
Application States
The Application states, Auto, Semi-Auto, and Manual, control the operational state of a block’s
outputs. In conjunction with the Sequence states, they also control sequential control block algo-
rithm execution.
The Application state is determined by the value of the block’s MA parameter. When MA is true,
the block is in the Auto state. When MA is false, the block is in the Manual state.
Another block parameter, RSTMA, controls the value of the MA parameter when the compound
changes from Off to On. When RSTMA is 0, MA becomes false; when RSTMA is 1, MA
becomes true; when RSTMA is 2, MA does not change upon the compound switch. You set the
value of RSTMA during block configuration using a control configurator.
NOTE
For the EXC, IND, DEP, MON, and TIM blocks, the state of RSTMA is ignored
when the Control Processor restarts because of an On-Line Upgrade (OLUG).
Auto State
In the Auto state, a block’s output parameters are secured. This means that the block algorithm is
responsible for updating the output parameters. External sources (other blocks and applications)
cannot write values to block output parameters.
Sequential control block algorithms are processed as follows in the Auto state:
♦ TIM block timers that have been started are updated once every scheduled BPC. A
timer is started with a START_TIMER statement in an IND, DEP, or EXC block.
♦ MON block cases are evaluated each scheduled BPC. If a case trips, it may lead to
activation of an EXC block. If the EXC block activated is remote, tripping and untrip-
ping may require several BPCs to complete.
♦ IND, DEP, and EXC blocks process the number of statements specified by the block’s
BPCSTM parameter each scheduled BPC. When a statement requiring suspension
such as WAIT or WAIT UNTIL executes, fewer statements may be processed than
the number specified by BPCSTM.
Since Sequence block algorithms vary in length, a block may execute completely in one BPC or it
may require several BPCs to execute completely.
Once all statements have been executed, the Sequence block is no longer processed unless a state-
ment in the user algorithm causes it to repeat.
145
B0700AG – Rev M 9. Sequence Logic
If the sequence block contains state change logic, that logic will be executed if the block switches
from the Active/Auto mode to the Inactive, Manual or Paused state. The logic for the state
changes are user-defined in SBXs 3, 4, and 5.
The order of statement execution can be altered while in the Auto state. An operator, at a user-
defined or default display, can redirect statement execution to a new start location by writing the
desired statement number to the STMRQ parameter.
Semi-Auto State
In Semi-Auto (or Step mode), the sequence block executes only the HLBL statements that belong
to a particular step. Statement execution stops when a step boundary is passed. Steps can be
requested in any order, at a user-defined or default display, by writing the desired step number to
the STEPRQ parameter. The block is divided into steps by means of the step labels in HLBL.
If the sequence block contains state change logic, the corresponding logic will be executed if the
block switches from the Active/Step mode to the Inactive, Manual, or Paused state.
The logic for the state changes are user-defined in SBXs 3, 4, and 5.
Manual State
In the Manual state, output parameters are not secured. This means that external sources (other
blocks and applications) can write values to the block’s output parameters. Unlike continuous
control blocks, sequential control blocks may have their own statements write to their own output
parameters while the block is in Manual.
Sequential control block algorithms are processed as follows in the Manual state:
♦ TIM blocks are not processed.
♦ MON block cases are executed one at a time by user request. The user selects a case
for execution, from a user-defined or default display, by writing the desired case num-
ber to the CASERQ parameter.
If a requested case trips (that is, the evaluated condition is true), a block activation request is exe-
cuted. After the case has been processed completely (tripped and untripped), the standard param-
eter CASENO is set to indicate the number of the next case. The next case is not evaluated unless
requested. The TRPCHG parameter is incremented each time a case changes to or from the
tripped state.
The processing of EXC blocks already activated by tripped cases in the MON block are not
affected by other case evaluation requests to the MON block.
♦ IND, DEP, and EXC block statements are executed one at a time by request. You can
select a statement for execution from a user-defined or a default display by:
♦ Writing to the parameter STEPRQ the step number which begins with the
requested statement.
♦ Writing to the parameter STMRQ the number of the requested statement.
♦ Setting NXTSTM to true.
A statement requiring several BPCs to execute, such as a WAIT statement, need only be requested
once to initiate execution.
Statement execution can be cancelled by requesting that another statement be executed. The stan-
dard parameter STMNO indicates the number of the statement currently executing. When the
146
9. Sequence Logic B0700AG – Rev M
statement finishes execution, STMNO is set to the number of the next statement dictated by exe-
cution flow. That statement is not executed unless requested by:
♦ Writing its number to the parameter STMRQ
♦ Setting NXTSTM to true.
When the requested statement calls a subroutine, all the HLBL statements of that subroutine (and
any nested subroutine) are executed. The parameter SUBRNO indicates in which subroutine, if
any, the currently executed statements reside. The parameter STMNO indicates the statement
number within that subroutine.
The Subr-Trace and SBX-Trace modes enable you to single step through statements of subrou-
tines and SBXs. You can switch the block into one of the Trace modes only when the block is in
the Active/Manual state.
Subr-Trace is a substate of the Manual state that enables you to single-step through a subroutine.
You enter this substate by selecting the “SUBR TRACE” button in the ALL CODE display. This
enters the integer value “1” into the TRACRQ parameter which, in turn, sets the block into the
Subr-Trace mode when the block is in Manual. After granting the request, the block resets
TRACRQ to 0.
Once in the Subr-Trace mode, you “select” a subroutine by requesting a call-subroutine statement
in the block’s main section. The block is then idle before the first statement in the requested sub-
routine. You can then single-step through the subroutine statements by toggling the NXTSTM
parameter. STEPRQ and STMRQ cause the execution of a single statement in the block’s main
section.
When you switch into the SBX-Trace mode, the block environment (that is, step, subroutine,
statement number) is saved. The block returns to this environment when you exit the SBX-Trace
mode.
Once in the SBX-Trace mode, you “select” an SBX by setting the SBXRQ parameter to a value of
1 to 4. SBX5 (a switch to Paused) applies only to the DEP block (the block ignores out of range
values). When you select an SBX, the block idles at the first statement within that SBX. You can
then single-step through the SBX statements by toggling the NXTSTM parameter. The block
ignores step- and statement-requests while it is in the SBX-Trace mode.
In the Manual, Subr-Trace, and SBX-Trace modes, the block does not secure its output parame-
ters. External sources (other blocks and applications) can write values to the block’s outputs.
While the block is in one of these modes, the EXC, DEP, or IND block algorithm can update its
output parameters after a step-, statement-, or next-statement request.
To exit from the Trace mode, select the “TRACE” field in the faceplate.
Auto/Manual Transitions
You can change the block Auto/Manual state from external sources such as user-defined and
default displays, other blocks, and applications.
If a statement is in execution when you request a state change, the statement’s execution is com-
pleted as if it had begun in the requested state. Then any following statements are executed as
appropriate for the requested state.
147
B0700AG – Rev M 9. Sequence Logic
NOTE
If one or more cases are making a transition from Active to Tripped (for example,
the blocks to be activated are remote blocks) when you change a MON block from
Automatic to Manual, then the block activation is completed but the cases do not
trip.
Sequence States
The Sequence states, Active, Inactive, Paused, and Tripped, in conjunction with the Application
states, control sequential control block algorithm execution. The Sequence states are determined
by the values of the block’s ACTIVE, PAUSED, and TRIPPD parameters. When ACTIVE is
true, the block is in the Active state. When ACTIVE is false, block is in the Inactive state.
Another block parameter, RSTACT, controls the value of the ACTIVE parameter when the com-
pound in which it resides changes from Off to On, or when the control processor in which it
resides undergoes a restart operation, as follows:
♦ RSTACT = 0: ACTIVE is false.
♦ RSTACT = 1: ACTIVE is true.
♦ RSTACT = 2: ACTIVE retains the value from the checkpoint file when the Control
Processor is restarted, or remains 0 when the compound makes a transition from Off
to On.
NOTE
For the EXC, IND, DEP, and MON blocks, the state of RSTACT is ignored when
the Control Processor restarts because of an On-Line Upgrade (OLUG).
When a DEP block is in the ACTIVE state, it may also be in the PAUSED state. A DEP block is
Paused when the PAUSED parameter is true.
When a MON block is in the Active state, it may also be in the Tripped state. A MON block is
tripped when the TRIPPD parameter is true.
State Description
Inactive An IND, DEP, or EXC block is not executing any statements or a MON block
is not evaluating conditions.
Active An IND, DEP, or EXC block is executing statements or a MON block is
evaluating conditions.
Paused A DEP block’s execution is suspended because one or more EXC blocks in
the same compound are Active. The DEP block remains suspended until all
such EXC blocks are done executing.
Tripped A condition evaluated by a MON block causes it to activate other blocks. The
MON block remains tripped until all activated blocks are done executing.
148
9. Sequence Logic B0700AG – Rev M
Active State
In the Active state, an IND, DEP, EXC, or MON block is processed. (The TIM block does not
have an Active state. It is processed when the compound is On and the Application state is Auto.)
How statements are executed depends upon the Application states Auto, Step, and Manual.
Inactive State
In the Inactive state, an IND, DEP, EXC, or MON block is not processed. (TIM blocks do not
have an Inactive state. TIM blocks are not processed when the Application state is Manual.)
Active/Inactive Transitions
You can change the block Active/Inactive state from external sources such as user-defined and
default displays, other blocks, and applications.
When a linkage to the ACTIVE parameter exists, it is secured. This means that you cannot access
the parameter directly. To activate or deactivate the block, you can:
♦ Access the ACTIVE parameter through the source of the linkage
♦ Write the number of a non-existing statement to STMRQ.
Writing the number of a non-existing statement to STMRQ directs statement execution to the
end of the algorithm. Although the block is in effect deactivated, the ACTIVE parameter remains
true until it has been released. When released, it is automatically set to false.
Paused State
In the Paused state, DEP block statement execution is suspended due to active EXC blocks in the
same compound. The PAUSED parameter indicates whether a DEP block is in the Paused state.
When PAUSED is true, the block is in the Paused state.
Tripped State
In the Tripped state, a MON block has one or more cases tripped. A case trips when it is evaluated
as true and activates another block. The TRIPPD parameter indicates whether a MON block is in
the Tripped state. As long as at least one case is tripped, the TRIPPD parameter is true; otherwise,
TRIPPD is false.
Transition States
The Transition states, To_Inactive, To_Manual, and To_Paused, are intermediate states that the
Sequence Control block assumes while the block is executing one of the three standard block
exception handlers (SBXs 3, 4, and 5) that are provided for state change handling.
To_Inactive State
The To_Inactive state is an intermediate state that an IND, DEP, or EXC block assumes while
SBX 3 is executing. SBX 3 is the user-defined, user-enabled response to an externally initiated
change of block state from the Active/Auto (or Active/Step) state to the Inactive state.
The MON and TIM blocks do not have a To_Inactive state since they do not contain SBXs.
149
B0700AG – Rev M 9. Sequence Logic
To_Manual State
The To_Manual state is an intermediate state that an IND, DEP, or EXC block assumes while
SBX 4 is executing. SBX 4 is the user-defined, user-enabled response to an externally initiated
change of block state from the Active/Auto (or Active/Step) state to the Manual state.
The MON and TIM blocks do not have a To_Manual state since they do not contain SBXs.
To_Paused State
The To_Paused state is an intermediate state that a DEP block assumes while SBX 5 is executing.
SBX 5 is the user-defined, user-enabled response to an externally initiated change of block state
from the Active/Auto (or Active/Step) state to the Paused state.
The IND and EXC blocks do not have a To_Paused state since they do not have a Paused state.
The MON and TIM blocks do not have a To_Paused state since they do not contain SBXs.
When a compound is switched OFF, all the sequence blocks in that compound go to the Manual
state, thereby releasing their output parameters.
Sequence Processing
Sequential control blocks are processed every scheduled Block Processing Cycle (BPC) as defined
for the Control Processor in which they operate. The following figure shows the processing order
within a scheduled BPC.
150
9. Sequence Logic B0700AG – Rev M
1 BPC
1 2 3 4 5
The scheduled BPC is determined by the block parameters PHASE and PERIOD. The PHASE
parameter specifies when a block should be executed relative to the other blocks in that PERIOD.
The PERIOD parameter specifies how frequently a block should be executed. For more informa-
tion, refer to “Block Phasing” on page 64, and “Relationship Between Block Period and Phase” on
page 65.
When a sequential control block is activated, it begins executing its block algorithm in the next
scheduled BPC as defined by the block parameters PERIOD and PHASE.
When a MON or TIM block is processed, its entire algorithm is executed each scheduled BPC
until deactivated.
When an IND, DEP, or EXC block is processed, a specified number of statements in the algo-
rithm are executed each BPC. The number of statements processed is determined by the value of
the block’s BPCSTM parameter. When the last statement is executed, the block automatically
deactivates itself.
Sequence language statements are executed in the order programmed by the user. Statement exe-
cution continues in a given BPC until:
♦ The number of statements specified by the BPCSTM parameter are executed in Auto,
or in Step mode.
♦ The last statement of a step is executed in Step mode.
♦ One statement is executed by request in Manual for an IND, DEP, or EXC block.
The number of statements executed in automatic may be less than the number specified by the
BPCSTM parameter if an executed statement requires more than one BPC to complete. For
example:
♦ A statement makes a request to access a block parameter in a remote Control
Processor.
♦ A WAIT or WAIT UNTIL statement has a wait condition exceeding the BPC.
151
B0700AG – Rev M 9. Sequence Logic
SUBROUTINE SUBR3()
VARIABLES
RR : R;
STATEMENTS
152
9. Sequence Logic B0700AG – Rev M
153
B0700AG – Rev M 9. Sequence Logic
RETRY_CNT := RETRY_CNT + 1;
{* In some cases, you may want to add the “WAIT” statement at this
point. For example, OP_ERR ‘-1’ or ‘-45’
*}
RETRY;
ENDIF;
<<FINAL>>
SENDMSG (“ERROR! op_err=”,OP_ERR,” stm=”, BLOCK_STMNO,
“ SBXNO=”,SBXNO) to SN0001; {* or to MSGGRx *}
EXIT;
ENDEXCEPTION
The above SBX design assumes that SAVED_STMNO has been initialized to -1:
1. In the first statement of the main code section, the first statement of each subroutine,
and the first statement of the state change SBX (TO_INACTIVE, TO_MANUAL,
TO_PAUSED).
2. In the last statement of the state change SBX unless the logic terminates the block.
3. In the first statement after any label which is used as the “GOTO” statement argu-
ment to change execution flow backwards or to jump from any type of SBX to the
block main section.
154
9. Sequence Logic B0700AG – Rev M
NOTE
To continue after unsuccessful retries the you can secure the results by writing the
default value into VAR. Example:
SUBROUTINE SET_VALB(IN FPN : S);
INOUT VAR : B;
IN DFLT : B )
STATEMENTS
SAVED_STMNO := -1;
VAR := DFLT;
VAR := :’FPN’;
ENDSUBROUTINE
Complex Statements
You should avoid complex HLBL statements such as the following:
SAVED_STMNO := -1; {* the initialization is not needed for the main
code section. *}
IF :COMP1:BLOCK1.BO0001 <> :COMP2:BLOCK2.BO0002 THEN
...........
ENDIF
This statement can produce OP_ERR “-1” twice and RETRY_CNT is not reset for the second
one. It is preferable to avoid usage of two or more external references in the single statement. You
should use extra assignment statement instead:
SAVED_STMNO := -1;
TMP_BOOL := :COMP2:BLOCK2.BO0002;
155
B0700AG – Rev M 9. Sequence Logic
SAVED_STMNO := -1;
IF :COMP1:BLOCK1.BO0001 <> TMP_BOOL THEN
............
ENDIF
You may also double the number of retries by setting a proper value for LIMIT (the variable
LIMIT was used in the above example for SBX programming).
156
10. System/Control Configuration
Concepts
This chapter discusses various integrated control configurator concepts which are common to all
the system/control configurators; for example, hardware and software interfaces, and control
station, library volume, and compound configuration.
Configurators
Invensys provides a range of software packages to perform the system/control configuration for
your system, as listed below. Certain concepts are common to each of these configurators, and
these are described in the remainder of this chapter.
♦ System configuration is the configuration of the overall I/A Series system – the avail-
ability and relationships between the hardware – SysDef, IACC, and the FCS
Configuration Tools.
♦ Control configuration is the definition of the Process itself, or specifically, the Process
Control Database – control loops, blocks, etc. – ICC, IACC, and the FCS Configura-
tion Tools.
157
B0700AG – Rev M 10. System/Control Configuration Concepts
♦ Foxboro Control Software Scripting with Direct Access User's Guide (B0750BM)
Configuration Aids
Configurator selections are either from a menu bar along the top of the workstation screen, or
from menus that appear, making additional choices possible.
158
10. System/Control Configuration Concepts B0700AG – Rev M
From initial start-up, your directions on “what to do next” are provided by the logical structure of
the configurator.
As all-inclusive as the configurator program is, however, there are times when more information
and further assists are necessary. The following aids provide that assistance.
Help Screens
Help screens provide necessary backup information. They provide help on issues such as ranges,
choices, and error messages. They also provide help on the help function itself.
Parameter List
When you edit a compound/block, you can select either the standard parameters, or the complete
list of parameters for that compound/block.
Hardware Interface
The configurator operates with any Control Processor or any Application Workstation. It also
operates with any Workstation Processor supported by the Human Interface (HI) library.
The configurator must have a display screen and a keyboard.
User Interface
An alphanumeric keyboard is the primary input device.
A secondary input device is a mouse or trackball.
Software Interface
The configurator uses software processing routines to find:
♦ Control Processor letterbug names
♦ Fieldbus Module letterbug names for system-configured FBMs
♦ Control Processor database file (checkpointed) name
♦ Control Processor file status
♦ Control type availability for a Control Processor.
159
B0700AG – Rev M 10. System/Control Configuration Concepts
CSA is a search and find utility and the “doorway” to the configurator.
Refer to Integrated Control Configurator (B0193AV), Chapter 2, for more on CSA.
Software Processing
Software processing provides the functions to:
♦ Initialize the software processing facilities.
♦ Reset access to the local host.
♦ Determine the host associated with a specified Control Processor.
♦ Return a file containing the letterbug and note the installed (active) Control
Processors.
♦ Return a file containing a list of the active printers.
♦ Return a file containing a list of the active Workstation Processors.
♦ Return a file containing a list of the active historians.
♦ Lock or permit access to the Control Station database file associated with a specified
Control Station letterbug.
♦ Lock or permit access to a library volume database.
♦ Unlock a Control Processor database.
♦ Return a list of FBMs, which were configured with the System Configurator, for a
specified Control Station letterbug.
♦ Return a list of the subset of the above System Configurator-configured FBMs which
have actually been created.
♦ Return a glossary of equipment configuration parameters for each FBM type, to aid
you in configuring an FBM which has not been pre-defined using the System
Configurator.
160
10. System/Control Configuration Concepts B0700AG – Rev M
Configuration Target
You can select either a Control Station or a Library Volume as your configuration target.
Compound Configuration
When you choose a Compound name, the configurator determines if the compound name exists,
is valid (up to 12 characters), and is unique in the system.
If the compound does not exist, the configurator assumes that you are attempting to add a com-
pound to the “working” library volume. It returns the letterbug of a default library volume, and
enters the INACTIVE editing mode.
If the compound does exist, the configurator displays the station or volume letterbug and the
compound name, along with a list of all the compounds in that Control Processor (in the leftmost
column on the screen). It then enters the ACTIVE mode.
You can also search for a selected compound name. This feature allows you to quickly find a spe-
cific compound from all the compounds in the defined domain. Once you make the selection, the
Compound Summary File informs the configurator in which checkpoint file the compound
resides.
161
B0700AG – Rev M 10. System/Control Configuration Concepts
Checkpoint Files
You can request a Control Station database checkpoint during an edit session by selecting CHECK-
POINT from the menu bar. This checkpoints the entire database.
Block Names
Block names, also up to 12 characters in length, must be unique within a compound but not
necessarily throughout the system. The configurator displays an error message if you try to add a
block to a compound when another block by the same name already exists within that
compound.
162
10. System/Control Configuration Concepts B0700AG – Rev M
Active Editing
In the Active editing mode, the configurator is connected to a Control Station for interactive dis-
play and editing. In this mode you can:
♦ ADD and DELETE compounds, blocks, and ECBs
♦ MODIFY compound, block, and ECB parameters and connections
♦ COPY compounds to and from the paste buffer
♦ SAVE and LOAD compounds from floppy disk
♦ CHANGE Fieldbus Module per-unit and per-point parameters.
When you finish modifying a block or another modifiable object definition, the configurator
automatically installs it when you select DONE.
The station returns acknowledgment messages on receipt of these commands informing the con-
figurator either of acceptance or rejection. The configurator maintains its station workfile to
reflect these results.
When you change a Fieldbus Module (FBM) configuration with the System Configurator, you
can optionally update the Control Station with the change. If the FBM is not known to the sta-
tion (no ECB present in the station checkpoint file), or the FBM data has either been deleted or
modified, you can use the configurator to produce appropriate insert commands so that the sta-
tion will install the appropriate ECB for the module.
The configurator makes a request to the system monitor to initiate a checkpoint operation and
the Control Station responds. When the operation is complete, the configurator is enabled for
further edit operations.
In addition, an ECB for a non-system configured FBM can be built from scratch, as in the case of
any other new block. The FBM corresponding to the new ECB is specified by entering the
DEV_ID parameter in the ECB configuration.
Inactive Editing
In this editing mode, the configurator is not connected to a station but modifies the database of a
Library Volume. Editing a Library Volume is essentially the same as editing a station. The internal
differences are that:
♦ There is no station in the communications loop
♦ There is no validity checking for installation commands
♦ There is no IPC linkage.
A workfile (which also exists for the active mode) substitutes as the station and adjusts the inactive
data base in response to changes.
Configuration Validation
Whenever you install a new block or modify the parameters of an existing block, certain parame-
ters of the affected block are validated according to block-specific rules. If a violation is detected, a
warning message is sent to the control configurator and displayed at the console. The same mes-
sage is shown on the primary page of the block’s detailed display. The string parameter ERCODE
is also set to contain the violation message. Certain violations are considered fatal errors, and pre-
vent the block from being installed. Others are considered only warnings. These warning mes-
163
B0700AG – Rev M 10. System/Control Configuration Concepts
sages are handled the same way as error messages, except that the incorrect configuration is
preserved in the configuration work file. This allows you to see the error that must be corrected.
Validation of block parameters does not proceed past the first error encountered by the block
logic. Table 10-1 shows the warning messages. At present, all warnings except “W59 – DUPLI-
CATE OUTPUT CHANNEL” cause the block to be marked Undefined.
Message Meaning
“W43 – INVALID PERIOD/PHASE PHASE does not exist for given block PERIOD, or block
COMBINATION” PERIOD not compatible with compound PERIOD.
“W44 – INVALID High range value is less than or equal to low range value.
ENGINEERING RANGE”
“W45 – CONFIGURATION A parsing error has been detected in a CALC, CALCA,
ERROR IN STEP nn” LOGIC, or MATH block; nn identifies the step in error.
“W46 – INVALID INPUT The source parameter specified in the input connection
CONNECTION” cannot be found in the source block, or the source
parameter is not connectable, or an invalid boolean
extension connection has been configured.
“W47 – INVALID PARAMETER A tuning block is connected to a PIDA block containing a
CONNECTION” connected tuning constant.
“W48 – INVALID BLOCK The configured value of a block option is illegal.
OPTION”
“W49 – INVALID BLOCK An illegal block extension has been configured for
EXTENSION” EXTBLK (AIN, AINR, MAIN blocks), NLNBLK (PIDA
block), or PIDBLK (FBTUNE, FFTUNE blocks).
“W50 – INVALID SIGNAL An SCI or SCO parameter setting is invalid.
CONDITIONING INDEX”
“W51 – INVALID An I/O block is connected to an ECB or the wrong type.
HARDWARE/SOFTWARE TYPE”
“W52 – INVALID I/O An I/O block is connected to an ECB when the specified
CHANNEL/GROUP NUMBER” point number is invalid or when the specified group or
octet number is invalid.
“W53 – INVALID PARAMETER A parameter value is not in the acceptable range.
VALUE”
“W54 – ECB DOES NOT EXIST” An I/O block has a connection to an ECB that does not
exist or has not yet been installed. When the ECB is
installed, previously installed I/O blocks waiting for that
ECB will initialize automatically.
“W55 – CONTROLLER DOES An FBTUNE or FFTUNE block has an unspecified or
NOT EXIST” unresolved extension connection to a PIDA controller
block. When the PIDA is installed, previously installed
tuning blocks waiting for that PIDA will initialize
automatically.
164
10. System/Control Configuration Concepts B0700AG – Rev M
Message Meaning
“W56 – INVALID CONTROLLER An FBTUNE or FFTUNE block has an extension
MODE” connection to a PIDA block whose mode (MODOPT)
is not tunable.
“W57 – TUNING_CONSTANT An FBTUNE or FFTUNE block has an extension
LINKED” connection to a PIDA block that has a linked tuning
constant.
“W58 – INSTALL ERROR; A Database Installer error has occurred.
DELETE/UNDELETE BLOCK”
“W59 – DUPLICATE OUTPUT This block and another output block are connected to
CHANNEL” the same output point. Since this may be intentional, this
message is only a warning.
165
B0700AG – Rev M 10. System/Control Configuration Concepts
166
11. Control Processor/Fieldbus
Application Interface
The communications network between the I/A Series System Control Processor and the process
instrumentation consists of a hardware interface built around the Fieldbus Module (FBM) and
Fieldbus Communications Module (FCM) and a software interface centered about the
Equipment Control Block (ECB). This chapter discusses the interfaces – FBMs, FCMs and
ECBs, Fieldbus scanning, Fieldbus integration time, FBM types, and ECB types.
NOTE
The term “FBM” is used throughout this chapter to refer to all 200 Series FBMs
and DCS FBMs for migration to APACS+ systems and Westinghouse Process Con-
trol WPDF systems.
The term “FCM” is used throughout this chapter to refer to all different FCM types
(for example, DCMs, FBIs, FCM100 family, and so forth) unless otherwise noted.
For a complete list of FBMs, see Appendix C “FBM – ECB Cross Reference”.
For diagrams and an explanation on how the FCP280 connects to the process via a 2 Mbps High-
level Data Link Control (HDLC) protocol Fieldbus that connects to 200 Series FBMs or DCS
FBMs, refer to Field Control Processor 280 (FCP280) User's Guide (B0700FW).
Figure 11-2 shows that the FCP270 connects to the process via a 2 Mbps High-level Data Link
Control (HDLC) protocol Fieldbus that connects to 200 Series FBMs or DCS FBMs. Refer to
Field Control Processor 270 User’s Guide (B0700AR) for additional information.
Figure 11-3 shows the FCP270 in a dual baud application. When used with properly installed
FBI200 modules, an FCP270 can communicate with 100 Series FBMs and 200 Series FBMs
simultaneously. The FBI200 modules receive signals from the 2 Mbps module Fieldbus and the
268 Kbps module Fieldbus, but filter out the 2 Mbps communications to ensure the 100 Series
FBMs and 100 Series-based migration modules only receive the 268 Kbps signals. FBI200 mod-
ules also allow the 268 Kbps module Fieldbus to be extended over a twinaxial Fieldbus cable up to
1830 m (6000 ft). Field Control Processor 270 User’s Guide (B0700AR) and DIN Rail Mounted
FBM Subsystem User’s Guide (B0400FA) provide additional information on dual baud applica-
tions and Fieldbus extension of the FBI200.
167
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
Figure 11-4 shows that the ZCP270 Control Processor connects to FCM100Ets, and Figure 11-5
shows that the ZCP270 Control Processor connects to FCM100Es, via an Ethernet switch and
100 Mbps Ethernet Fieldbus. Each FCM100Et and FCM100E module connects to the process
via a 2 Mbps HDLC Fieldbus that connects to 200 Series FBMs or DCS FBMs. For more infor-
mation, refer to Z-Module Control Processor 270 User’s Guide (B0700AN).
System Definition limits the number of FBMs to a maximum of:
♦ 128 of the 200 Series FBMs per FCP280 when the FCP280 is used with 200 Series
FBMs exclusively - up to 32 200 Series FBMs on each of the FCP280’s four Expanded
fieldbuses
♦ 64 of the 100 Series FBMs per FCP280. (The FCP280 supports up to 128 100 Series
and 200 Series modules total. For an FCP280 supporting 100 Series FBMs, the
remainder of the 128 module limit may be 200 Series FBMs.)
♦ 32 of the 200 Series FBMs per FCP270
♦ 32 FCM100Ets or FCM100Es per ZCP270
♦ 32 of the 200 Series FBMs per FCM100Et (128 of the 200 Series FBMs per ZCP270
when using an FCM100Et)
♦ 32 of the 200 Series FBMs, 100 Series FBMs, or a combination of 100 and 200 Series
FBMs per FCM100E (128 total FBMs per ZCP270 when using an FCM100E)
The appropriate number of ECBs can be determined using the CP Sizing Spreadsheet and/or
Station Block. FBMs differ depending on the electrical nature and distribution of inputs and
outputs (FBM varieties are listed in “FBM Types” on page 181).
For sizing constraints that may affect the limits listed above, refer to:
♦ Field Control Processor 280 (FCP280) Sizing Guidelines and Excel Workbook
(B0700FY)
♦ Field Control Processor 270 (FCP270) Sizing Guidelines and Excel Workbook
(B0700AV)
♦ Z-Module Control Processor 270 (ZCP270) Sizing Guidelines and Excel Workbook
(B0700AW).
The Equipment Control Block (ECB) provides the software interface between the FBM or FCM
and the I/O blocks.
ECBs differ depending on the FBM or FCM and its application [the varieties of ECBs are listed
in “Equipment Control Blocks (ECBs)” on page 182].
When you configure an FBM or FCM and its software application type, the System Configura-
tor/Definition automatically adds the appropriate ECB type.
168
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
PWR PWR
RESET
CPU CPU
RESET
COM COM
1 Gbps Ethernet
Fiber Optic Cables
RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
PWR PWR
RESET
CPU RESET
CPU
COM COM
Note: For additional sizing information, refer to Field Control Processor 280 (FCP280) Sizing
Guidelines and Excel Workbook (B0700FY).
For cabling connections to FBMs, refer to Field Control Processor 280 (FCP280) User’s Guide
(B0700FW).
* Copper adapters are also available for copper twinaxial cabling to The MESH, up to 100m (328 ft).
169
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
PWR PWR
RESET
CPU CPU
RESET
COM COM
1 Gbps Ethernet
Fiber Optic Cables
RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
PWR PWR
RESET
CPU RESET
CPU
COM COM
Splitter*
Splitter*
FCP270 Only
Baseplate Splitter*
Splitter*
F F F F
C C C C FCP270 Control Splitter*
P P FCP270 Control P P
Processor Processor
2 2 2 2
7 7 (Fault-Tolerant) 7 7 (Fault-Tolerant) F F
0 0 0 0 C C FCP270 Control
P P Processor
FCP270 Only 2 2
Baseplate 7 7 (Fault-Tolerant)
0 0
2 Mbps HDLC FCP270 Only
Module Fieldbus Baseplate
(Shielded Twisted
Pair Cables)
268 Kbps HDLC
Module Fieldbus
(Shielded Twisted
Pair Cables)
F F F
B B B
M M M Equipment Rack
F F F
B B B
Up to 8 FBMs per Baseplate Competitive Migration Modules M M M
(See B0400FA)
1x8 FBM Mounting
Structure
DIN Rail Mounted 200 Series FBMs
Up to 32 per FCP270 or FCP270 Pair Y-module FBMs or Migration Modules
(See Note) Up to 64 Y-module FBMs per FCP270 or
FCP270 Pair (See Note below)
* Splitter/Combiner - not required for FCP280, which uses network adapters instead.
Note: For additional sizing information, refer to Field Control Processor 270 (FCP270) Sizing
Guidelines (B0700AV).
Figure 11-2. Typical FCP270 Network Configuration (Conceptual, Without Dual Baud)
170
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
Termination
A ...
F F
C C B ...
P P
2 2
7 7 F F F F F F
0 0 B B B B B B
M M M M M M
100 Series
100 Series
100 Series
100 Series
100 Series
100 Series
100 Series
FBM
FBM
FBM
FBM
FBM
FBM
FBM
FBI
IPM2
IPM2
Other FBIs
Notes:
1. For additional sizing information, refer to Field Control Processor 270 (FCP270) Sizing
Guidelines (B0700AV).
2. For FBI200 installation instructions and other FBI200 configurations, refer to
DIN Rail Mounted Subsystem User’s Guide (B0400FA) and Field Control
Processor 270 (FCP270) User’s Guide (B0700AR)
Figure 11-3. Example Network with FCP270 with Dual Baud Functionality
(Conceptual, With Dual Baud)
171
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
Splitter*
Splitter*
100 Mbps Ethernet
Fiber Optic Cables
(Redundant***)
100 Mbps
Splitter* ZCP270 Control Ethernet
Processor Fiber Optic
Splitter* (Fault-Tolerant) Fieldbus
(Redundant***)
Ethernet Ethernet
Fiber Switch The MESH Control Network Fiber Switch
FAST ETHERNET WORKGROUP SWITCH FAST ETHERNET WORKGROUP SWITCH
RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
PWR PWR
RESET
CPU CPU
RESET
COM COM
1 Gbps Ethernet
Fiber Optic Cables
RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
PWR PWR
RESET
CPU RESET
CPU
COM COM
Splitter*
Splitter*
Splitter*
100Mbps Ethernet
Fiber Optic Fieldbus
(Redundant***) Splitter*
172
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
Splitter*
Splitter*
100 Mbps Ethernet
Fiber Optic Cables
(Redundant***)
100 Mbps
Splitter* ZCP270 Control Ethernet
Processor Fiber Optic
Splitter* (Fault-Tolerant) Fieldbus
(Redundant***)
Ethernet Ethernet
Fiber Switch The MESH Control Network Fiber Switch
FAST ETHERNET WORKGROUP SWITCH FAST ETHERNET WORKGROUP SWITCH
RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
PWR PWR
RESET
CPU CPU
RESET
COM COM
1 Gbps Ethernet
Fiber Optic Cables
RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX RX TX
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
PWR PWR
RESET
CPU RESET
CPU
COM COM
FCM100E FCM100E
F F FCM100E F F F F
C C Fieldbus Fieldbus C C Fieldbus
C C
M M Communications M M Communications M M Communications
100 100 100 100 Modules 100 100 Modules
E Modules
E E E (Redundant***) E E (Redundant***)
(Redundant***)
Baseplate-Mounted Baseplate-Mounted
2 Mbps Equipment (See Equipment (See
B0400FA) B0400FA)
2 Mbps 268 Kbps
F F F 1x8 FBM MS
B B B To Other FBI
M M M
IPM2
IPM2
FBI
100 SERIES
100 SERIES
100 SERIES
100 SERIES
100 SERIES
100 SERIES
100 SERIES
FBM
FBM
FBM
FBM
FBM
FBM
FBM
Baseplate Mounted
FBI
IPM2
IPM2
173
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
Figure 11-6 shows a typical control scheme using an FCP280 or FCP270 and 200 Series FBMs.
The ECB is the interface between the I/O blocks of a compound and the FBM data.
4-20 MA Meas.
AIN PID
FBM204 ECB2
4-20 MA Output
AOUT
To/From
Process
Contact
Out Alarm
Status High
COUT
Contact FBM241 ECB5 Alarm
Out Status Low
COUT
Control Compound
Primary
ECB
(Note 3)
<Letterbug>_ECB Compound
When compound processing starts, each FBM or equivalent reads the I/O data (both input and
output channels) from the process instrumentation on a per-FBM basis. Any ECBs should be
configured for a scan period equal to the fastest scan period specified for any Input-type I/O block
configured for that FBM. The FBM then conditions, digitizes, and normalizes the data, as neces-
sary, and stores the data and the status into its ECB.
As a control compound is processed, the input blocks retrieve the data from the ECB. Using this
new data, the Compound Processor generates new outputs which are forwarded to the appropri-
ate ECB. The ECB transmits the data to its FBM which converts the output value to a signal
(such as 4 to 20 mA or pulses) compatible with the process instrumentation.
174
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
175
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
♦ A hold/fallback bit for each output, to specify which of the two values each output
will take.
Fail-safe is an FBM hardware logic state, designed to provide I/O security. This section describes
the events that place the FBM in the Fail-safe state, and the actions of the FBM while in the Fail-
safe state.
FBM fail-safe strategies are implemented by both software and hardware. The state of fail-safe is
indicated by the LEDs (Red/Green) on each FBM.
Whenever the Red LED is on, the I/O hardware has asserted Fail-safe. If the software is asserting
fail-safe, the Green LED is blinking on DIN FBMs.
Cold Start
(Red LED)
When the FBM is first powered up, the FBM firmware writes zeroes to the gate array registers and
places the FBM in its Fail-safe state. Since all the hold/fallback bits equal 0 (Fallback) and each
fallback value equals 0, each output is at its de-energized value of 0, waiting for the FBM to go
on-line.
FSMM02 Fail-safe Main Mask, ECB type 02 – provides the four bits to the
hold/fallback register that determine how the four output channels (05,
06, 07, and 08) respond during Fail-safe. If the bit = 1, the output goes to
hold and takes its value from the current value register. If the bit = 0, the
output goes to fallback and assumes the value from the fallback register.
FSMM02 is digitally coded as follows:
176
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
FS5D02 Fail-safe, channel 5 Data, ECB type 2 – the fallback value for the
channel 5 output is written to the fallback value register.
The value represents the D/A raw count and must be related to the
intended signal conditioning. For example, if this output is going to a
4-20 mA device (raw count range: 12,800 to 64,000) then FS5D02 must
be within that range.
FS6D02, FS7D02, and FS8D02, the fallback values for channels 6, 7, and
8 are likewise written to the fallback value register.
You should be especially careful when configuring the fail-safe mask and fail-safe values in ECBs
associated with redundant analog output FBMs. In addition to installing a special Termination
Cable Assembly (TCA) or Redundant Adapter, you must configure the ECB of each side so that
its FBM “fails low”. This is a constraint imposed by the hardware arrangement of the redundant-
type TCA or Redundant Adapter. Unless a failed FBM outputs 0 mA, the good side does not take
over and drive the output correctly. This implies that the fail-safe mask of each ECB must specify
Fallback for each channel, rather than Hold. The Fallback value must be 0 raw counts for each
channel, even if the normal low end of the output span is 12,800 raw counts, corresponding to
4 mA. Table 11-2 summarizes the required ECB parameter values:
177
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
♦ Power failure
The FBM response to each of these events is described below.
FSENAB Fail-safe Enable is a boolean parameter that, when true, enables the
FSDLAY timer. If communications fail with FSENAB false, there is no
fail-safe activity: the FBM continues to drive the outputs using the current
values, which is equivalent to holding the outputs. The Green LED
remains on.
NOTE
When FSENAB transitions to “false”, be aware that there is no immediate fail-safe
behavior initiated to recover from any hardware faults which may have occurred.
FSDLAY Fail-safe Delay is a timer that, when enabled by FSENAB, specifies (in
units of 0.01 seconds) the length of time the FBM waits for a communica-
tion from the CP before entering a Commfail or software Fail-safe state
(in which outputs are under hardware control). This state asserts the out-
put values specified by the fail-safe (solid Red LED) configuration.
Example:
The default value of 1000 causes the FBM to wait 10 seconds between
controller communications before going to the Fail-safe state, if FSENAB
is set true.
NOTE
When setting the Failsafe Delay value (FSDLAY) on a ZCP270 with associated
FCMs connected to The Mesh control network, it is important to note that a CP
hot-remarry or a network re-span can each cause a loss of communication for up to
one second.
The ECB parameter FSOPTS is the Fail-Safe Option and is a configurable option that specifies
the fail-safe conditions and action to be taken in an FBM for an output point in a ROUT block.
178
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
The FBM goes to the Fail-safe state and the FBM outputs assume the Fail-safe configuration
defined by the gate array registers prior to the EEPROM update. The FBM maintains this defini-
tion until the EEPROM update is completed and the application software resumes control (Green
LED).
Power Failure
FBM01 to FBM46 and Equivalents
When the main power fails, 100 Series FBM outputs are de-energized (zero state) since it is the
main power that drives them. If the FBM has battery-backup, where the battery maintains the
hardware fail-safe configuration in the gate array registers, the LEDs are dark.
If main power returns while the FBM is still battery-backed, the FBM continues the fail-safe con-
figuration, now via the software. But if the main power returns after the backup battery dis-
charges, the fail-safe configuration is gone, and the FBM reverts to a Cold Start state.
Fieldbus Scanning
Controller scan of a Fieldbus Module is performed on a per-FBM basis. For FBM01 to FBM46,
the Control Processor treats the Main digital type FBM and its Expansion Module as one FBM
when scanning the Fieldbus.
The ECB parameter, PERIOD, determines the period at which an FBM is scanned.
179
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
For example, for a 100 ms interval, a new analog value is converted every 25 ms. Each 25 ms sam-
ple is continuously averaged with the previous 25 ms samples over a 100 ms interval.
The higher 500 ms and 1000 ms conversion times are normally required for the fixed span
thermocouple and RTD applications to meet the wider temperature spans (FBM202 and
FBM212 - Thermocouple Input, and FBM203 and FBM213 - RTD Input). Lower conversion
times (50 ms, 100 ms, or 200 ms) may result in unreliable measurement values.
FBM01 to FBM05
Resolutions of 11, 12, 13, 14, and 15 bits can be specified for analog inputs. The greater the reso-
lution, the longer the conversion time. The Resolution (RES) parameter for each ECB allows you
to select a RES value of 1 to 5 which selects the resolution and integration time of the input. Spec-
ifying 15-bit resolution gives more filtering by providing a longer filter time constant.
180
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
For example, for a 12-bit specified resolution, a new analog value is converted to 12 bits every
25 ms. Each 25 ms sample is continuously averaged with previous 25 ms samples over a 100 ms
interval.
The higher 14-bit and 15-bit resolutions are normally required for the fixed span thermocouple
and RTD applications to meet the wider temperature spans (14-bit resolution is the default value
for FBM02 – Thermocouple Input and FBM03 – RTD Input). Lower resolutions (12 or 13 bits)
may result in unreliable measurement values.
Cluster I/O
The three Cluster I/O analog input modules (FBC01, FBC17, and FBC21) always provide 12-bit
resolution. No user options exist for Cluster I/O.
FBM Types
Digital-type FBMs can execute four different applications or software types selected by configur-
ing the software type of ECB during System Configuration/Definition or Integrated Control
Configuration. These are:
♦ Digital Input/Digital Output
♦ Ladder Logic (LL)
♦ Sequence of Events (SOE)
♦ Pulse Counters (PC).
181
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
You must select how a digital-type FBM is to function. It can operate in the Ladder Logic mode,
or in the Sequence of Events mode, or in the Pulse Counter mode, or in the Digital Input/Digital
Output mode, but it cannot combine modes. Cluster I/O FBCs of the digital type (FBC07,
FBC09, and FBC10) operate only in the Digital Input/Digital Output mode.
Digital inputs can always be read by the controller as independent inputs, even though LL, SOE,
or PCs are executing in the FBM.
More than one type of I/O block can be connected to an FBM.
An FBM is identified by a user-defined, physical device ID label. This device ID label, referred to
as the “letterbug”, is used to relate the ECB to a specific FBM.
For a complete list of FBMs, see Appendix C “FBM – ECB Cross Reference”.
182
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
The ECB types listed in Table 11-5 include the ECB Primary (ECBP). An ECBP is associated
with each Control Station and specifies Fieldbus communication parameters (for example, bus
switching and watch dog timer).
You can establish the ECB type during System Configuration/Definition when you select the
FBM Hardware/software type, or specify it when executing the ICC Insert Block/ECB function
to add the ECB. When adding an ECB in the ICC, you must specify the ECB type first, then
define its hardware and software type.
For a list the ECB Assignments by System Configurator/Definition, see Appendix C “FBM –
ECB Cross Reference”.
183
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
I/O BLOCK ECB FBM H/W I/O BLOCK ECB FBM H/W
TYPE TYPE TYPE TYPE TYPE TYPE
AOUTR
AIN
FBM203c
ECB1
FBM203d
CHARC
CIN
SEQUENCE OF EVENTS
CINR
CIN
FBM207
MCIN ECB6 FBM207b
FBM207c MCIN
FBM217
EVENT COUT
FBM207
MCOUT FBM207b
FBM207 FBM207c
LADDER LOGIC COUTR FBM217
FBM207b
FBM207c FBM219
FBM217 FBM238
ECB5 FBM239
FBM219
PLB FBM240
FBM238
FBM239 MTR FBM241
CIN ECB8 FBM241b
FBM241
FBM241b MOVLV FBM241c
MCIN FBM241d
FBM241c
FBM241d VLV FBM242
FBM242
GDEV
184
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
I/O BLOCK ECB FBM H/W I/O BLOCK ECB FBM H/W
TYPE TYPE TYPE TYPE TYPE TYPE
AINR
AIN ECB18 FBM246b
FBM246 ECB38R
AOUTR
ECB38R FBM246b
FBM246
AOUT ECB74
IT1 / IT2
DPIDA INTERFACE
FBM204
DPIDA ECB52
FBM227
185
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
HART INPUT
FBM214
IIN ECB200
FBM214b
RIN ECB201 FBM216
FBM216b
STRIN ECB202
FBM216
FBM216b
RIN
ECB200 FBM244
IIN
ECB201
ROUT FBM245
ECB202
STRIN FBM245
Figure 11-9. FBM214, 214b, 216, 216b, 244 and 245 Connections to ECB200, 201, and 202
HART OUTPUT
IIN
RINR ECB201
FBM218
ROUT ECB202
FBM218
STRIN
Figure 11-10. FBM215 and 218 Connections to ECB200, 201, and 202
186
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
BIN
BINR
BOUT FBM220
ECB201 ECB200
FBM221
RIN
RINR
ROUT
Figure 11-11. FBM220 and 221 Connections to ECB200 and 201
IIN
IINR
IOUT
BIN
ECB200 FBM222
BINR
BOUT
FBM222
RIN ECB201 ECB202
FBM222
RINR
ROUT
STRIN
STROUT
PAKIN
PAKINR
PAKOUT
PLSOUT
187
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
IIN
IOUT
BIN
BINR FBM223
ECB200 FBM230
FBM232
BOUT
RIN
FBM231
RINR ECB201 ECB202
FBM231
ROUT
STRIN FBM233
ECB202
STROUT
FBM233
PAKIN
PAKOUT
PLSOUT
Figure 11-13. FBM223, 230, 231, 232 and 233 Connections to ECB200, 201, and 202
188
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
IIN
IOUT
BIN
BINR
BOUT
RINR
ROUT
PAKIN
PAKOUT
PLSOUT
189
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
AI
AO
DI
DO
BIN
ECB200 FBM228
BINR
ECB201
BOUT FBM228
ECB202
RIN
FBM228
RINR
ROUT
IIN
PAKIN
STRIN
190
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
IIN
IOUT
BIN
BOUT
RIN
PAKIN
PAKOUT
STRIN
STROUT
191
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
AIN*
PNT
MEAS
REALM REALM
or PID or
MEALM MEALM
Optional Real (REALM) OUT or Optional Real (REALM)
or Measurement (MEALM) or Measurement (MEALM)
Alarm Block Alarm Block
AOUT**
To Displays and
Maintenance or
Data Collection
ECB74 ECB18
Water
192
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
AINR*
PNT
MEAS
REALM REALM
or PID or
MEALM MEALM
Optional Real (REALM) OUT or Optional Real (REALM)
or Measurement (MEALM) or Measurement (MEALM)
Alarm Block Alarm Block
AOUTR**
To Displays and
Maintenance or
Data Collection
ECB74 ECB18
Water
193
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
I/O BLOCK ECB FBM H/W I/O BLOCK ECB FBM H/W
TYPE TYPE TYPE TYPE TYPE TYPE
ANALOG IN ANALOG IN/OUT
1
AIN AIN
ECB1 2
4
3 AINR ECB2
MAIN 5
3A
3B
AOUT
AINR 33
AOUTR
36
DI, S/M, DO
PULSE IN / ANALOG OUT
CIN 7,7A,7B,H7 12A, 12B
MAIN MCIN 8, H8 13
COUT 9,9A,9B, H9 14A, 14B
AIN MCOUT 10 14C, 14D
11 15
ECB5 20 16
ECB4 6
AINR 24A, 24B 21
MTR 24C 25A, 25B
MOVLV 26A, 26B 25C
AOUT VLV 26C 27A, 27B
GDEV 41A, 41C 27C
AOUTR 42A, 42C
MAIN EXPANDER
8 13 MAIN 8 13
CIN ECB6 ECB7
20 21 CIN 20 21
MCIN MCIN
24A 25A 24A 25A
24B 25B GDEV 24B 25B
24C 25C 24C 25C
194
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
I/O BLOCK ECB FBM H/W I/O BLOCK ECB FBM H/W
TYPE TYPE TYPE TYPE TYPE TYPE
AI/AO/DI/DO
LADDER LOGIC 7, 7A, 7B 12A, 12B
AIN
8 13 17A
AOUT
PLB 9, 9A, 9B 14A, 14B 17B
CIN
10 14C, 14D 17C
COUT
11 15 17D
CIN ECB8 20 16 ECB9
24A, 24B 21
25A, 25B MTR
24C
MCIN 25C MOVLV 22
26A, 26B
27A, 27B VLV
26C
27C GDEV
41A, 41C
42A, 42C
AINR
MAIN EXPANDER
AOUTR
195
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
I/O BLOCK ECB FBM H/W I/O BLOCK ECB FBM H/W
TYPE TYPE TYPE TYPE TYPE TYPE
38 AIN
AIN ECB22
(CORIOLIS)
ECB23 39
AINR
AINR
AOUT
MAIN
AOUTR
MAIN
196
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
I/O BLOCK ECB FBM H/W I/O BLOCK ECB FBM H/W
TYPE TYPE TYPE TYPE TYPE TYPE
MDACT FEEDBACK LAG MDACT PULSE WIDTH
17A 17A
MDACT ECB34 17B MDACT ECB36 17B
17C 17C
GDEV 17D GDEV 17D
MTR MTR
MOVLV MOVLV
VLV VLV
COUT COUT
CIN CIN
AIN AIN
AOUT AOUT
AINR AINR
AOUTR AOUTR
IT2 INTERFACE (DUAL BAUD RATE) IT2 IN / ANALOG OUT (DUAL BAUD RATE)
MAIN MAIN
ECB12 AIN
AIN 43
ECB73
AINR
ECB23 44
AINR
AOUT
AOUTR
197
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
I/O BLOCK ECB FBM H/W I/O BLOCK ECB FBM H/W
TYPE TYPE TYPE TYPE TYPE TYPE
IT2 IN / ANALOG OUT
(DUAL BAUD RATE, REDUNDANT)
DPIDA INTERFACE
MAIN 4
DPIDA ECB52 17
AIN 22
37
198
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
I/O BLOCK ECB FBM H/W I/O BLOCK ECB FBM H/W
TYPE TYPE TYPE TYPE TYPE TYPE
COUT
AOUTR
GDEV
ECB44 FBC09
MOVLV
MTR
MCOUT
CIN
MCIN
COUT
ECB46 FBC10
GDEV
MOVLV
MTR
VLV
MCOUT
199
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
200
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
Configuration
Window ECBs operate directly on the device for configuration. Configuration parameters are of
two types. The first group representing essentially non-dynamic data specifies the operation of the
window ECB, for example, period, phase, and source connections for outbound process data.
These parameters are configurable through the IACC or ICC in the same way as parameters of
standard blocks.
The second group of parameters represents dynamic, real time data, usually measurements or sta-
tus information (the parameter names and data types vary with each window ECB). These param-
eters are normally not settable, since they reflect current device values. However, a special BYPASS
switch allows for simulation setting.
To support device-specific alarm functions, window ECBs can be connected to other blocks, such
as STALM, MEALM, and MSG.
Installation
The window ECB presents the device as a group of I/A Series System parameters, providing access
to device-specific parameters, but also thereby integrating device outputs into the generic parame-
ter interface demanded by the I/A Series Control System. Accordingly, all window ECBs, regard-
less of device, follow the same overall design. The following description of the generic window
ECB also serves as a narrative of how the window ECB is installed, made active, operates, and is
shut down.
Validation
Window ECBs validate themselves only regarding normal connection. Device parameter valida-
tion is, for IFDs, device-resident and thus will take place prior to connection.
Initialization
Initialization is invoked as part of the PIO Maintenance task based upon the generic flag request
mechanism. Initialization performs two basic functions:
1. The initialization required by the window ECB’s processes (the connected dynamic
data). This initialization is executed before any other ECB code, allowing resetting the
ECB history of the previous cycle states.
2. The initialization of non-dynamic data by directly reading the device.
During initialization, all parameters are marked OOS (out of service), and remain OOS until the
first input/output scan.
The trigger event for start up initialization is the ECB off-line to on-line transition. Upon com-
pletion, the static data upload function triggers the update of displays and other processes depen-
dent on the data. Device-specific window ECBs provide for multiple trigger events for complete
and partial re-initializations at times other than start up; for example, device reconfiguration and
communication failures (see the individual window ECBs for details).
201
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
The window ECB for Cluster I/O (ECB47) does not contain any real time input or output point
data. This dynamic data is contained in the ECBs for the separate FBCs attached to the cluster,
and these ECBs are not treated as window ECBs. ECB47, which serves the cluster’s communica-
tion interface, the FBP10, is considered a window ECB since it is treated as such by System Man-
agement and the CP I/O scan logic. The information in this section and the section on Real Time
Output Points does not apply to the ECB47 window.
202
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
Commfail Issues
For IFDs, communication failures must be handled by the device, since all the I/A Series System
can do is create alarms once communication has failed.
203
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
Shutdown
The trigger event for shutdown is the SMDH off-line action. It is functionally similar to turning
off a compound: the window ECB goes OOS and real time scanning of the device is shut down.
Alarming
The I/A Series System supports two families of alarms: process alarms and system alarms. Process
alarms highlight process conditions; system alarms report exception conditions relating to the
control system itself. IFDs, which include both diagnostic logic to report hardware faults and
application-level intelligence recognizing process exception conditions require both process and
system alarms.
Alarm blocks—STALM, MEALM, and MSG—provide I/A Series System support for device-res-
ident alarms, by converting the device’s detection of alarm conditions into a parameter interface
to the I/A Series System.
Window States
A window has two states, On and Off. Transitions are triggered by SMDH on-line and off-line
actions.
Off shuts down all mechanisms associated with the window. All parameters are marked OOS.
Existing values are left unchanged. Where appropriate, output parameters are released.
On turns on all mechanisms associated with the window. With the window state on, the device’s
functions are part of the user’s real time control strategy. The device state must be ON_SCAN.
Device States
Devices have five explicit, mutually exclusive states. A sixth state, OFF, follows from the OFF
window state.
1. ON_SCAN, which is the device state that supports real time control. In the
ON_SCAN state, device parameters can be used by the I/A Series System.
2. COMM_FAIL, which is entered when communication fails and left when communi-
cation is resumed. In this state, window points are BAD and OOS.
3. DEVICE_FAILED, which is entered when the device reports a fatal hardware fault or
other fatal error condition, except a communication failure.
4. DEVICE_NOT_READY, which is the transition state, as in normal start-up.
5. DEVICE_OOS, a transition state set by the operator or other external control. The
device is healthy, but not to be used for its normal functions.
204
11. Control Processor/Fieldbus Application Interface B0700AG – Rev M
205
B0700AG – Rev M 11. Control Processor/Fieldbus Application Interface
206
Appendix A. Signal Conditioning
Indexes
This Appendix defines the conversion algorithms for signal conditioning indexes. These are
optionally offered for both the AIN and MAIN block types. The inverses of some of these
algorithms are available for use in the AOUT and AOUTR blocks.
207
B0700AG – Rev M Appendix A. Signal Conditioning Indexes
208
Appendix A. Signal Conditioning Indexes B0700AG – Rev M
Thermocouples (FBM)
SCI = 20: Type B Thermocouple
Material : Platinum-Platinum
Range : 0 to 1820 deg C
Curve : P331-0/68 (TI 15-18a)
Material : Chromel™-Constantan
Range : -270 to 910 deg C
Curve : S303-0/68 (TI 5-17c)
209
B0700AG – Rev M Appendix A. Signal Conditioning Indexes
Material : Iron-Constantan
Range : -210 to 1200 deg C
Curve : S99J-0/68 (TI 5-12f )
Material : Chromel-Alumel™
Range : -270 to 1372 deg C
Curve : K223-0/68 (TI 5-13c)
Material : Nicrosil-Nisil
Range : -270 to 1300 deg C
Curve : IPTS-68 (TI 5-19)
Material : Platinum-Platinum
Range : -50 to 1768 deg C
Curve : P329-0/68 (TI 5-14d)
Material : Platinum-Platinum
Range : -50 to 1768 deg C
Curve : P307-0/68 (TI 5-15e)
Material : Copper-Constantan
Range : -270 to 400 deg C
Curve : S233-0/68 (TI 5-11c)
210
Appendix A. Signal Conditioning Indexes B0700AG – Rev M
Material : Copper
Range : -70 to 150 deg C
Curve : CR-229 (TI 5-25a)
Material : Nickel
Range : -100 to 160 deg C
Curve : NR-227 (SAMA) (TI 5-24a)
Material : Platinum
Range : 0 to 620 deg C
Curve : PR-238 (TI 5-26a)
Material : Platinum
Range : -200 to 620 deg C
Curve : Foxboro drawing 10104MV (TI 5-28)
Material : Platinum
Range : -200 to 600 deg C
Curve : PR-279 (SAMA) (TI 5-27a)
211
B0700AG – Rev M Appendix A. Signal Conditioning Indexes
TI # Title
5-18a Thermocouple Temperature/mV Data For Platinum-6% Rhodium vs. Platinum-30%
Rhodium Thermocouples, Type B
5-17c Thermocouple Temperature/mV Data For Nickel-Chromium vs. Copper-Nickel
(Chromel-Constantan) Thermocouples, Type E
5-34 Electromotive Force vs. Temperature For PRC Thermocouple Curve EA-2
5-12f Thermocouple Temperature/mV Data For Iron vs. Copper-Nickel (Iron-Constantan)
Thermocouples, Type J
5-13c Thermocouple Temperature/mV Data For Nickel-Chromium vs. Nickel-Aluminum
(Chromel-Alumel) Thermocouples, Type K
5-19 Temperature-Electromotive Force (EMF) Tables For Type N (Nicrosil vs. Nisil)
Thermocouples
5-14d Thermocouple Temperature/mV Data For Platinum vs. Platinum-13% Rhodium
Thermocouples, Type R
5-15e Thermocouple Temperature/mV Data For Platinum vs. Platinum-10% Rhodium
Thermocouples, Type S
5-11c Thermocouple Temperature/mV Data For Copper vs. Copper-Nickel
(Copper-Constantan) Thermocouples, Type T
5-25a SAMA Copper RTD Temperature-Resistance Tables Curve CR-229
(Degrees C vs. Absolute Ohm) and Curve CR-228 (Degrees F vs. Absolute Ohm)
212
Appendix A. Signal Conditioning Indexes B0700AG – Rev M
TI # Title
5-24a SAMA Type II Nickel RTD Temperature-Resistance Tables Curve NR-227
(Degrees C vs. Absolute Ohm) and Curve NR-226 (Degrees F vs. Absolute Ohm)
5-26a DIN Platinum RTD Temperature-Resistance Tables Curve PR-238 (Degrees C vs.
Absolute Ohm) and Curve PR-239 (Degrees F vs. Absolute Ohm)
5-28 ASTM* and IEC* Platinum RTD Temperature-Resistance Tables (Degrees C vs.
Absolute Ohm and Degrees F vs. Absolute Ohm)
5-27a SAMA 100 Ohm (Nominal) Platinum RTD Temperature-Resistance Tables Curve
PR-279 (Degrees C vs. Absolute Ohm) and Curve PR-278 (Degrees F vs. Absolute Ohm)
213
B0700AG – Rev M Appendix A. Signal Conditioning Indexes
214
Appendix A. Signal Conditioning Indexes B0700AG – Rev M
If,
LSCO1 = 200C
HSCO1 = 900C
OUT = 500C
SCO =2
Then,
RAWC = ((50 - 20) * 62400 / (90 - 20)) + 1200
= (30 * 62400/70) + 1200 = 27943
Inverse square root signal conditioning is similar, but the relationship between RAWC and OUT
is non-linear.
215
B0700AG – Rev M Appendix A. Signal Conditioning Indexes
216
Appendix B. Fieldbus Modules
This appendix lists and describes Fieldbus Module types and their software configurable
specifications.
Option Range
Analog Input Conversion Time 1, 2, 3, 4, 5
(on a per-module basis)
1 = 100 ms conversion time, 25 ms update period
2 = 200 ms conversion time, 25 ms update period
3 = 500 ms conversion time, 25 ms update period
4 = 1000 ms conversion time, 25 ms update period
5 = 50 ms conversion time, 25 ms update period
Rate of Change Limits (Channels 1-8) Normalized Raw Counts/100 ms
217
B0700AG – Rev M Appendix B. Fieldbus Modules
Settling Time1
Conversion Time Resolution (Milliseconds) Update Time RES Value
50 ms 15 bits 100 25 ms 5
100 ms 15 bits 125 25 ms 1
200 ms 15 bits 200 25 ms 2
500 ms 15 bits 500 25 ms 3
1000 ms 15 bits 1000 25 ms 4
1. Value settles within a 1% band of steady state for a 10 to 90% input step change.
Option Range
Analog Input Conversion Time 1, 2, 3, 4, 5
(on a per-module basis)
1 = 100 ms conversion time, 25 ms update period
2 = 200 ms conversion time, 25 ms update period
3 = 500 ms conversion time, 25 ms update period
4 = 1000 ms conversion time, 25 ms update period
5 = 50 ms conversion time, 25 ms update period
Rate of Change Limits (Channels 1-9) Normalized Raw Counts/100 ms
218
Appendix B. Fieldbus Modules B0700AG – Rev M
Settling Time1
Conversion Time Resolution (Milliseconds) Update Time RES Value
50 ms 15 bits 100 25 ms 5
100 ms 15 bits 125 25 ms 1
200 ms 15 bits 200 25 ms 2
500 ms 15 bits 500 25 ms 3
1000 ms 15 bits 1000 25 ms 4
1. Value settles within a 1% band of steady state for a 10 to 90% input step change.
Option Range
Analog Input Conversion Time 1, 2, 3, 4, 5
(on a per-module basis)
1 = 100 ms conversion time, 25 ms update period
2 = 200 ms conversion time, 25 ms update period
3 = 500 ms conversion time, 25 ms update period
4 = 1000 ms conversion time, 25 ms update period
5 = 50 ms conversion time, 25 ms update period
Rate of Change Limits (Channels 1-8) Normalized Raw Counts/100 ms
219
B0700AG – Rev M Appendix B. Fieldbus Modules
Sensor Current:
FBM203 and FBM203d: 0.19 mA dc
FBM203b: 0.10 mA dc
FBM203c: 0.54 mA dc
Rated Mean Accuracy: ±0.10% of span.
Conversion Time (software configurable): see Table B-6.
Settling Time1
Conversion Time Resolution (Milliseconds) Update Time RES Value
50 ms 15 bits 100 25 ms 5
100 ms 15 bits 125 25 ms 1
200 ms 15 bits 200 25 ms 2
500 ms 15 bits 500 25 ms 3
1000 ms 15 bits 1000 25 ms 4
1. Value settles within a 1% band of steady state for a 10 to 90% input step change.
FBM204 (0 to 20 mA Inputs/Outputs)
The Channel Isolated 0 to 20 mA Input/Output Interface Module contains four 20 mA dc ana-
log input channels and four 20 mA dc analog output channels.
Each input channel accepts an analog sensor input such as a 4 to 20 mA transmitter or a self-pow-
ered 20 mA source.
Each output channel drives an external load and produces a 0 to 20 mA output.
The module performs the signal conversion required to interface the electrical input/output sig-
nals from/to the field sensors to/from the redundant Fieldbus.
The module independently connects to the redundant Fieldbus. This module executes the Analog
I/O application program. The configurable options and their ranges follow.
Option Range
Analog Input Conversion Time 1, 2, 3, 4, 5
(on a per-module basis)
1 = 100 ms conversion time, 25 ms update period
2 = 200 ms conversion time, 25 ms update period
3 = 500 ms conversion time, 25 ms update period
4 = 1000 ms conversion time, 25 ms update period
5 = 50 ms conversion time, 25 ms update period
Rate of Change Limits (Channels 1-4) Normalized Raw Counts/100 ms
220
Appendix B. Fieldbus Modules B0700AG – Rev M
Option Range
Analog Output:
Fail-safe Configuration (Hold/ 0 = fallback; 1 = hold
Fallback on a per-channel basis)
Fallback Values (Channels 5-8) 0 to 64000 Raw Counts
Rated Mean Accuracy: ±0.03% of span for inputs and ±0.05% of span for outputs.
Conversion Time (software configurable): see Table B-8.
Settling Time1
Conversion Time Resolution Update Time (Milliseconds) RES Value
50 ms 15 bits 25 ms 100 5
100 ms 15 bits 25 ms 125 1
200 ms 15 bits 25 ms 200 2
500 ms 15 bits 25 ms 500 3
1000 ms 15 bits 25 ms 1000 4
1.
Value settles within a 1% band of steady state for a 10 to 90% input step change.
221
B0700AG – Rev M Appendix B. Fieldbus Modules
Each input channel accepts an analog sensor input, such as a 4 to 20 mA transmitter or a self-
powered 20 mA source. Each output channel drives an external load and produces a 0 to 20 mA
output. Transmitter power from each module is diode OR’d together in the redundant adapter to
assure redundant power. The microprocessor of each module executes the analog I/O application
program, plus security routines that validate the health of the FBM.
Input channel options include a configurable choice of analog input conversion time on a per
module basis. Input channel security is enhanced by redundantly powering the input current loop
from per-channel power supplies in each FBM of the pair.
The configurable options for output security and their ranges are listed in Table B-9. The Analog
Output Fail-safe Fallback Data option must be set for 0 mA output. This removes one of the pair
of redundant output channels from service for detectable problems such as an FBM not properly
receiving output writes, not passing security tests on FBM microprocessor writes to output regis-
ters, failure of internal FBM diagnostics, or FBM module watchdog timer time-out. Setting of the
Output Fail-safe Configuration (Hold/Fallback) option for 0 mA output also minimizes the pos-
sibility of a “fail high” result.
Option Range
Analog Input Conversion Time 1, 2, 3, 4, 5
(on a per-module basis)
1 = 100 ms conversion time, 25 ms update period
2 = 200 ms conversion time, 25 ms update period
3 = 500 ms conversion time, 25 ms update period
4 = 1000 ms conversion time, 25 ms update period
5 = 50 ms conversion time, 25 ms update period
Rate of Change Limits (Channels 1-4) Normalized Raw Counts/100 ms
Analog Output:
Fail-safe Configuration (Hold/ 0 = fallback; 1 = hold
Fallback on a per-channel basis)
Fallback Values (Channels 5-8) 0 to 64000 Raw Counts
Rated Mean Accuracy: ±0.03% of span for inputs and ±0.05% of span for outputs.
Conversion Times (software configurable) are listed in Table B-10.
Settling Time1
Conversion Time Resolution Update Time (Milliseconds) RES Value
50 ms 15 bits 25 ms 100 5
100 ms 15 bits 25 ms 125 1
200 ms 15 bits 25 ms 200 2
500 ms 15 bits 25 ms 500 3
1000 ms 15 bits 25 ms 1000 4
222
Appendix B. Fieldbus Modules B0700AG – Rev M
1. Value settles within a 1% band of steady state for a 10 to 90% input step change.
Option Range
Analog Output Failsafe Configura- 0 = fallback;
tion (Hold/Fallback on a per channel 1 = hold
basis)
Fallback Values (Channels 5-8) 0 to 64000 Raw Counts
223
B0700AG – Rev M Appendix B. Fieldbus Modules
Option Range
Input Filter Time 0 = none;
1 = 4 ms;
2 = 8 ms;
3 = 16 ms;
4 = 32 ms
NOTE
The FBM208b may only be used to migrate field I/O wiring formerly used with the
100 Series FBM05 to the DIN rail mounted subsystem.
A pair of the modules combine to provide redundancy at the Fieldbus Module (FBM) level, with
field I/O wired to one common termination assembly. Each module independently attempts to
hold the output(s) at its specified output value(s), and each independently reports its observed
value of the inputs. A redundant analog input and redundant analog output block in the control
software validates each input and output in conjunction with information to/from the module.
In addition, each FBM208/FBM208b monitors its own input loop power supply and reports the
input as BAD if the supply voltage drops below minimum compliance levels, thereby preventing a
possible undetected fault.
A redundant analog input function block, AINR, is used for each redundant pair of inputs. The
AINR block handles input reads and initialization logic for the redundant channels. On each exe-
cution cycle of the AINR block, identical reads are sent to both modules, fully exercising the
Fieldbus and the logic circuitry of each module.
Each input channel accepts an analog sensor input such as a 4 to 20 mA transmitter or a self-pow-
ered 4 to 20 mA source. Each output channel drives an external load and produces a 0 to 20 mA
output. Transmitter power from each module is diode OR’d together in the redundant adapter to
assure redundant power. The microprocessor of each module executes the analog I/O application
program, plus security routines that validate the health of the FBM.
224
Appendix B. Fieldbus Modules B0700AG – Rev M
Input channel options include a configurable choice of analog input conversion time on a per
module basis. Input channel security is enhanced by redundantly powering the input current loop
from per-channel power supplies in each FBM of the pair.
In the control processor, a redundant analog output block, AOUTR, is used for each redundant
pair of outputs. The AOUTR block handles output writes and initialization logic for the redun-
dant channels. On each execution cycle of the AOUTR block, identical output writes are sent to
both modules, fully exercising the Fieldbus and the logic circuitry of each module.
The FBM compares the output value with the current readback value. If the readback value differs
from the desired output by more than ± 2%, the output channel is marked BAD. In addition, if
the output value is greater than the desired output by more than +2%, the power to that channel
is shut off preventing the bad channel from interfering with the control of that channel by the
redundant partner FBM. The power to a failed channel remains off until the FBM is replaced or
rebooted by the user.
When the output channel is marked BAD, the CP presents that information to the system for dis-
play as a System Management warning alarm and a control block alarm.
Configurable options for output security and their ranges are listed in Table B-14. The Analog
Output Fail-Safe Fallback Data option must be set for 0 mA output. This removes one of the pair
of redundant output channels from service for detectable problems such as a module not properly
receiving output writes or not passing security tests on FBM microprocessor writes to output reg-
isters. Setting of the Analog Output Fail-Safe Fallback Data option for 0 mA output also mini-
mizes the possibility of a “fail high” result.
Option Range
Analog Input Conversion Time 1, 2, 3, 4, 5
(on a per-module basis)
1 = 100 ms conversion time, 25 ms update period
2 = 200 ms conversion time, 25 ms update period
3 = 500 ms conversion time, 25 ms update period
4 = 1000 ms conversion time, 25 ms update period
5 = 50 ms conversion time, 25 ms update period
Rate of Change Limits (Channels 1-4) Normalized Raw Counts/100 ms
Analog Output:
Fail-safe Configuration (Hold/ 0 = fallback; 1 = hold
Fallback on a per-channel basis)
Fallback Values (Channels 5-8) 0 to 64000 Raw Counts
Rated Mean Accuracy: ±0.03% of span for inputs and ±0.05% of span for outputs.
Conversion Times (software configurable) are listed in Table B-15.
225
B0700AG – Rev M Appendix B. Fieldbus Modules
Settling Time1
Conversion Time Resolution Update Time (Milliseconds) RES Value
50 ms 15 bits 25 ms 100 5
100 ms 15 bits 25 ms 125 1
200 ms 15 bits 25 ms 200 2
500 ms 15 bits 25 ms 500 3
1000 ms 15 bits 25 ms 1000 4
1. Value settles within a 1% band of steady state for a 10 to 90% input step change.
Option Range
Analog Input Conversion Time 1, 2, 3, 4, 5
(on a per-module basis)
1 = 100 ms conversion time, 50 ms update period
2 = 200 ms conversion time, 50 ms update period
3 = 500 ms conversion time, 50 ms update period
4 = 1000 ms conversion time, 50 ms update period
5 = 50 ms conversion time, 50 ms update period
Rate of Change Limits (Channels 1-16) Normalized Raw Counts/100 ms
Settling Time1
Conversion Time Resolution Update Time (Milliseconds) RES Value
50 ms 15 bits 50 ms 100 5
100 ms 15 bits 50 ms 125 1
200 ms 15 bits 50 ms 200 2
226
Appendix B. Fieldbus Modules B0700AG – Rev M
Settling Time1
Conversion Time Resolution Update Time (Milliseconds) RES Value
500 ms 15 bits 50 ms 500 3
1000 ms 15 bits 50 ms 1000 4
1.
Value settles within a 1% band of steady state for a 10 to 90% input step change.
Option Range
Analog Input Conversion Time 1, 2, 3, 4, 5
(on a per-module basis)
1 = 100 ms conversion time, 50 ms update period
2 = 200 ms conversion time, 50 ms update period
3 = 500 ms conversion time, 50 ms update period
4 = 1000 ms conversion time, 50 ms update period
5 = 50 ms conversion time, 50 ms update period
Rate of Change Limits (Channels 1-14) Normalized Raw Counts/100 ms
227
B0700AG – Rev M Appendix B. Fieldbus Modules
Settling Time1
Conversion Time Resolution Update Time (Milliseconds) RES Value
50 ms 15 bits 50 ms 100 5
100 ms 15 bits 50 ms 125 1
200 ms 15 bits 50 ms 200 2
500 ms2 15 bits 50 ms 500 3
1000 ms2 15 bits 50 ms 1000 4
1. Value settles within a 1% band of steady state for a 10 to 90% input step change.
2.
Use 500 ms or 1000 ms conversion time for FBM212.
Option Range
Analog Input Conversion Time 1, 2, 3, 4, 5
(on a per-module basis)
1 = 100 ms conversion time, 50 ms update period
2 = 200 ms conversion time, 50 ms update period
3 = 500 ms conversion time, 50 ms update period
4 = 1000 ms conversion time, 50 ms update period
5 = 50 ms conversion time, 50 ms update period
Rate of Change Limits (Channels 1-8) Normalized Raw Counts/100 ms
228
Appendix B. Fieldbus Modules B0700AG – Rev M
Settling Time1
Conversion Time Resolution Update Time (Milliseconds) RES Value
50 ms 15 bits 50 ms 100 5
100 ms 15 bits 50 ms 125 1
200 ms 15 bits 50 ms 200 2
500 ms2 15 bits 50 ms 500 3
1000 ms2 15 bits 50 ms 1000 4
1. Value settles within a 1% band of steady state for a 10 to 90% input step change.
2.
Use 500 ms or 1000 ms conversion time for FBM213.
229
B0700AG – Rev M Appendix B. Fieldbus Modules
A redundant pair of the modules combine to provide redundancy at the Fieldbus Module (FBM)
level. Refer to HART™ Communication Interface Modules User’s Guide (B0400FF).
Option Range
Input Filter Time 0 = none;
1 = 4 ms;
2 = 8 ms;
3 = 16 ms;
4 = 32 ms
100 Series Main FBM 100 Series Expansion FBM Input Channels Output Channels
FBM07, FBM08, FBM12, FBM13, FBM21 or 1-32 None
FBM20 or FBM24 FBM25 (16CI)
(16CI)
Refer to 100 Series Fieldbus Module Upgrade User's Guide (B0700BQ) for more information on
the FBM217 when used to replace 100 Series FBMs.
230
Appendix B. Fieldbus Modules B0700AG – Rev M
Option Range
All Applications
Input Filter Time 0 = none;
1 = 4 ms;
2 = 8 ms;
3 = 16 ms;
4 = 32 ms
DI/DO; Ladder Logic Applications
Digital Output:
Fail-safe Configuration Hold/Fallback 0 = fallback; 1 = hold
(on a per-channel basis)
DI/DO Applications Sustained or 0 = sustained; 1 = momentary
Momentary Output Configuration
(on a per-channel basis)
If the Momentary Output configuration is selected, then the Output Interval is also configurable
in increments of 10 ms with a 50% duty cycle.
Input Range (each channel): Contact open (off ) or closed (on).
FBM219 can replace the following 100 Series Main/Expansion FBM pairs as well.
Table B-25. 100 Series Main/Expansion FBMs Replaced By FBM219
100 Series Main FBM 100 Series Expansion FBM Input Channels Output Channels
FBM07, FBM08, FBM14, FBM15, FBM16, 1-24 25-32
FBM20 or FBM24 FBM27 or FBM42 (8I/8O)
(16CI)
Refer to 100 Series Fieldbus Module Upgrade User's Guide (B0700BQ) for more information on
the FBM219 when used to replace 100 Series FBMs.
231
B0700AG – Rev M Appendix B. Fieldbus Modules
Code Function
1 Read Coil Status
2 Read Input Status
3 Read Holding Registers
4 Read Input Registers
5 Force Single Coil
6 Preset Single Register
8 Loopback Diagnostic Test
15 Force Multiple Coils
232
Appendix B. Fieldbus Modules B0700AG – Rev M
Table B-26. Modbus Function Codes for Modicon Programmable Controllers (Continued)
Code Function
16 Preset Multiple Registers
233
B0700AG – Rev M Appendix B. Fieldbus Modules
of up to 64 devices (including the FBM itself, the slave I/O modules and a third-party configura-
tion workstation). For more information, refer to Implementing a DeviceNet Network on the
I/A Series System (B0750CH).
234
Appendix B. Fieldbus Modules B0700AG – Rev M
from service for detectable problems such as an FBM not properly receiving output writes, not
passing security tests on FBM microprocessor writes to output registers, failure of internal FBM
diagnostics, or FBM module watchdog timer time-out. Setting of the Output Fail-safe Configura-
tion (Hold/Fallback) option for 0 mA output also minimizes the possibility of a “fail high” result.
This module executes the Analog I/O application program. The configurable options and their
ranges follow.
Option Range
Analog Output:
Fail-safe Configuration 0 = fallback; 1 = hold
(Hold/Fallback on a per-channel basis)
Fallback Values (Channels 1-8) 0 to 64000 Raw Counts
100 Series Main FBM 100 Series Expansion FBM Input Channels Output Channels
FBM09, FBM10, FBM12, FBM13, FBM21 or 1-8, 17-32 9-16
FBM11, FBM26, FBM25 (16CI)
FBM41 or (8I/8O)
Refer to 100 Series Fieldbus Module Upgrade User's Guide (B0700BQ) for more information on
the FBM238 when used to replace 100 Series FBMs.
235
B0700AG – Rev M Appendix B. Fieldbus Modules
Option Range
All Applications
Input Filter Time 0 = none;
1 = 4 ms;
2 = 8 ms;
3 = 16 ms;
4 = 32 ms
DI/DO; Ladder Logic Applications
Digital Output:
Fail-safe Configuration Hold/Fallback 0 = fallback; 1 = hold
(on a per-channel basis)
DI/DO Applications Sustained or 0 = sustained; 1 = momentary
Momentary Output Configuration
(on a per-channel basis)
100 Series Main FBM 100 Series Expansion FBM Input Channels Output Channels
FBM09, FBM10, FBM14, FBM15, FBM16, 1-8, 17-24 9-16, 25-32
FBM11, FBM26, FBM27 or FBM42 (8I/8O)
FBM41 or (8I/8O)
Refer to 100 Series Fieldbus Module Upgrade User's Guide (B0700BQ) for more information on
the FBM239 when used to replace 100 Series FBMs.
236
Appendix B. Fieldbus Modules B0700AG – Rev M
Option Range
All Applications
Input Filter Time 0 = none;
1 = 4 ms;
2 = 8 ms;
3 = 16 ms;
4 = 32 ms
DI/DO; Ladder Logic Applications
Digital Output:
Fail-safe Configuration Hold/Fallback 0 = fallback; 1 = hold
(on a per-channel basis)
DI/DO Applications Sustained or 0 = sustained; 1 = momentary
Momentary Output Configuration
(on a per-channel basis)
237
B0700AG – Rev M Appendix B. Fieldbus Modules
Configurable options in the modules for output security include Fail-Safe Action. This removes
one of the pair of redundant output channels from service for detectable problems such as a mod-
ule not properly receiving output writes or not passing security tests on FBM microprocessor
writes to output registers.
The module executes the Digital I/O application program. The configurable options for the pro-
gram are:
Option Range
Input Filter Time 0 = none;
1 = 4 ms;
2 = 8 ms;
3 = 16 ms;
4 = 32 ms
Digital Output:
Fail-safe Configuration Hold/Fallback 0 = fallback; 1 = hold
(on a per-channel basis)
Sustained or Momentary Output Configuration 0 = sustained; 1 = momentary
(on a per-channel basis)
If the Momentary Output configuration is selected, then the Output Interval is also configurable
in increments of 10 ms with a 50% duty cycle.
Input Range (each channel): Contact open (off ) or closed (on).
238
Appendix B. Fieldbus Modules B0700AG – Rev M
The module executes the Digital I/O or Ladder Logic application program. The configurable
options and their ranges follow.
Option Range
All Applications
Input Filter Time 0 = none;
1 = 4 ms;
2 = 8 ms;
3 = 16 ms;
4 = 32 ms
DI/DO; Ladder Logic Applications
Digital Output:
Fail-safe Configuration Hold/Fallback 0 = fallback; 1 = hold
(on a per-channel basis)
DI/DO Applications Sustained or
Momentary Output Configuration 0 = sustained; 1 = momentary
(on a per-channel basis)
If the Momentary Output configuration is selected, then the Output Interval is also configurable
in increments of 10 ms with a 50% duty cycle.
Option Range
All Applications
Input Filter Time 0 = none;
1 = 4 ms;
2 = 8 ms;
3 = 16 ms;
4 = 32 ms
DI/DO; Ladder Logic Applications
Digital Output:
Fail-safe Configuration Hold/Fallback 0 = fallback; 1 = hold
(on a per-channel basis)
239
B0700AG – Rev M Appendix B. Fieldbus Modules
Option Range
DI/DO Applications Sustained or
Momentary Output Configuration 0 = sustained; 1 = momentary
(on a per-channel basis)
If the Momentary configuration is selected, then the Output Interval is configurable in incre-
ments of 10 ms with a 50% duty cycle.
240
Appendix B. Fieldbus Modules B0700AG – Rev M
NOTE
FBM246 is primarily a digital interface and operation of all transmitters in digital
mode provides substantially better performance. Analog mode should be used only
for special applications (For example, when the measurement is required for an
Emergency Shutdown System that requires 4 to 20 mA signals).
The pair of modules combine to provide redundancy at the FBM level. To achieve redundancy, a
Redundant Adapter module is placed on the two adjacent baseplate termination cable connectors
to provide a single termination cable connection. A single termination cable connects from the
Redundant Adapter to the associated termination assembly (TA).
241
B0700AG – Rev M Appendix B. Fieldbus Modules
The pair of FBM246s/FBM246bs supports transmitters and positioners, using ECB18 for trans-
mitters and ECB74 for positioners. Control blocks connect to the ECB18 and ECB74 child
ECBs in the same way the equivalent non-redundant strategy would be configured using an
FBM243, providing a redundant digital communications path to single FoxCom devices. The
connected device ECBs normally get their input data from the active member of the pair. They
use input data from the module in track mode, if this was the only good source of data. Output
writes to positioners are sent to both modules.
The ECB used with the pair of FBM246s/FBM246bs is ECB38R. The letterbug for the ECB38R
is the letterbug of the first member of the pair. This is the letterbug that is displayed in the icon on
the System Management Display Handler display.
The modules provide bidirectional communication at 4800 baud between the IT and the system
redundant Fieldbus, or provides bidirectional communications at 600 baud while allowing a
simultaneous 4 to 20 mA analog signal to an emergency shutdown system. The baud rate is deter-
mined by the configuration of the field device connected to each channel independently of the
other channels.
The modules are IT hosts, enabling the system to receive digital messages from the transmitter in
engineering units. Each FoxCom message is received 10 times per second at 4800 baud, and two
times per second at 600 baud and contains:
♦ Up to three measured variables in IEEE 32-bit floating-point format
♦ Security information
♦ Diagnostics
♦ Message checking.
This information is available to all elements of the system.
Since communication is bidirectional, the system can display the output, transmitter temperature
(°C and °F), and continuous self-diagnostics. In addition, information that can be displayed or
reconfigured from the console or a Hand-Held Terminal (HHT) is as follows:
♦ Output in engineering units
♦ Fail-safe status
♦ Tag number, name, and location
♦ Device name (letterbug)
♦ Last calibration date
♦ Two levels of upload/download capabilities.
242
Appendix B. Fieldbus Modules B0700AG – Rev M
FBM01 (0 to 20 mA Inputs)
The 0 to 20 mA Input Interface contains eight 20 mA dc analog input channels. Each channel
accepts a 2-wire, analog sensor input such as a 4 to 20 mA transmitter or a self-powered 20 mA
source.
The module performs the signal conversion required to interface the electrical input signals from
the field sensors to the redundant Fieldbus.
The module is a non-expandable main type, and independently connects to the redundant
Fieldbus.
This module executes the Analog Input application program. The configurable options for this
program and their ranges follow.
Option Range
Analog Input Resolution 1, 2, 3, 4, 5
(on a per-module basis)
1 = 100 ms integration time, 25 ms update period
2 = 200 ms integration time, 25 ms update period
3 = 500 ms integration time, 25 ms update period
4 = 1000 ms integration time, 25 ms update period
5 = 50 ms integration time, 25 ms update period
1. Ashield terminal connection (SH) is provided for each I/O point. The shield terminals are con-
nected to the earth at the system power supply.
243
B0700AG – Rev M Appendix B. Fieldbus Modules
Option Range
Rate of Change Limits (Channels 1-8) Normalized Raw Counts/100 ms
Option Range
Analog Input Resolution 1, 2, 3, 4, 5
(on a per-module basis)
1 = 100 ms integration time, 25 ms update period
2 = 200 ms integration time, 25 ms update period
3 = 500 ms integration time, 25 ms update period
4 = 1000 ms integration time, 25 ms update period
5 = 50 ms integration time, 25 ms update period
Rate of Change Limits (Channels 1-9) Normalized Raw Counts/100 ms
244
Appendix B. Fieldbus Modules B0700AG – Rev M
245
B0700AG – Rev M Appendix B. Fieldbus Modules
Option Range
Analog Input Resolution 1, 2, 3, 4, 5
(on a per module basis)
1 = 100 ms integration time, 25 ms update period
2 = 200 ms integration time, 25 ms update period
3 = 500 ms integration time, 25 ms update period
4 = 1000 ms integration time, 25 ms update period
5 = 50 ms integration time, 25 ms update period
Rate of Change Limits (Channels 1-8) Normalized Raw Counts/100 ms
FBM04 (0 to 20 mA Inputs/Outputs)
The 0 to 20 mA Input/Output Interface contains four 20 mA dc analog input channels and four
20 mA dc analog output channels.
Each input channel accepts an analog sensor input such as a 4 to 20 mA transmitter or a self-
powered 20 mA source.
Each output channel drives an external load and produces a 0 to 20 mA output.
The module performs the signal conversion required to interface the electrical input/output sig-
nals from/to the field sensors to/from the redundant Fieldbus.
The module is a non-expandable main type, and independently connects to the redundant
Fieldbus.
This module executes the Analog I/O application program. The configurable options and their
ranges follow.
246
Appendix B. Fieldbus Modules B0700AG – Rev M
Option Range
Analog Input Resolution 1, 2, 3, 4, 5
(on a per-module basis)
1 = 100 ms integration time, 25 ms update period
2 = 200 ms integration time, 25 ms update period
3 = 500 ms integration time, 25 ms update period
4 = 1000 ms integration time, 25 ms update period
5 = 50 ms integration time, 25 ms update period
Analog Output: 0 = fallback; 1 = hold
Fail-safe Configuration (Hold/Fall-
back
on a per-channel basis)
Rate of Change Limits (Channels 1-4) Normalized Raw Counts/100 ms
247
B0700AG – Rev M Appendix B. Fieldbus Modules
Option Range
Analog Output: 0 = fallback; 1 = hold
Fail-safe Configuration Hold/Fallback
(on a per-channel basis)
Analog Output Fail-safe 0 to 64000 counts
Fallback Data (on a per-channel basis)
Analog Signals
INPUTS – Four 0 to 10 V dc channels used collectively for either:
♦ dc voltage measuring only
♦ Slidewire (position) sensing only.
OUTPUTS – Two 0 to 10 V ac channels used for driving positioners, controllers or remote
indicators.
Digital Signals
INPUTS – 4 channels used collectively for either:
♦ Contact sensing only
♦ dc voltage monitoring only.
OUTPUTS – 4 channels used collectively for either:
♦ dc output switching with an external source only (for example, to control powering of
various external loads).
248
Appendix B. Fieldbus Modules B0700AG – Rev M
♦ dc output switching with an internal source only (for example, to power external solid
state relays or similar devices).
The module performs the signal conversion required to interface these analog and digital electrical
input/output signals from/to the field sensors/actuators to/from the redundant Fieldbus.
The configurable analog options and their ranges follow.
Option Range
Analog Input Resolution 1, 2, 3, 4
(on a per-module basis)
1 = 100 ms integration time, 25 ms update period
2 = 200 ms integration time, 25 ms update period
3 = 500 ms integration time, 25 ms update period
4 = 1000 ms integration time, 25 ms update period
Analog Output: 0 = fallback; 1 = hold
Fail-safe Configuration Hold/Fallback
(on a per-channel basis)
Rate of Change Limits (Channels 1-4) Normalized Raw Counts/100 ms
Option Range
Input Filter Time 0 = 4 ms; 1 = 8 ms;
2 = 16 ms; 3 = 32 ms
Digital Output:
Fail-safe Configuration Hold/Fallback 0 = fallback; 1 = hold
(on a per-channel basis)
Digital Output Fail-safe Specifiable per channel
Fallback Data (on a per-channel basis)
249
B0700AG – Rev M Appendix B. Fieldbus Modules
2. Monotonic (that is, the signal used for Fieldbus communications increases or remains the
same for increasing analog input signals).
250
Appendix B. Fieldbus Modules B0700AG – Rev M
251
B0700AG – Rev M Appendix B. Fieldbus Modules
Option Range
(All applications)
Inputs:
Input Filter Time 0 = 4 ms; 1 = 8 ms;
2 = 16 ms; 3 = 32 ms
Expansion Input Filter Time *
(DI/DO; Ladder Logic applications)
Digital Output:
Fail-safe Configuration Hold/Fallback 0 = fallback; 1 = hold
(on a per-channel basis)
(DI/DO Applications)
Sustained or Momentary Output
Configuration (on a per-channel basis) 0 = sustained; 1 = momentary
If the Momentary Output configuration is selected, then the Output Interval is also configurable
in increments of 10 ms with a 50% duty cycle.
Input Range (each channel): Contact open (off ) or closed (on).
NOTE
Subject to prevalent wiring rules on mixing field wiring, FBM Main modules 7, 8,
9, 10, 11, 20, 24, 26, and 41 can mix with expansion modules 12, 13, 14, 15, 16,
21, and 42.
252
Appendix B. Fieldbus Modules B0700AG – Rev M
Option Range
(All applications)
Main Input Filter Time 0 = 4 ms; 1 = 8 ms;
2 = 16 ms; 3 = 32 ms
Expansion Input Filter Time 0 = 4 ms; 1 = 8 ms;
2 = 16 ms; 3 = 32 ms
Digital Output:
Fail-safe Configuration Hold/Fallback 0 = fallback; 1 = hold
(on a per-channel basis)
Digital Output: Specifiable per channel
Fail-safe Fallback Data
(on a per-channel basis)
Sustained or Momentary Output
configuration (on a per-channel basis) 0 = sustained; 1 = momentary
If the Momentary Output configuration is selected, then the Output Interval is also configurable
in increments of 10 ms with a 50% duty cycle.
253
B0700AG – Rev M Appendix B. Fieldbus Modules
Option Range
(All applications)
Main Input Filter Time 0 = 4 ms; 1 = 8 ms;
2 = 16 ms; 3 = 32 ms
Expansion Input Filter Time 0 = 4 ms; 1 = 8 ms;
2 = 16 ms; 3 = 32 ms
If the Momentary Output configuration is selected, then the Output Interval is also configurable
in increments of 10 ms with a 50% duty cycle.
Option Range
(All applications)
Main Input Filter Time 0 = 4 ms; 1 = 8 ms;
2 = 16 ms; 3 = 32 ms
Expansion Input Filter Time 0 = 4 ms; 1 = 8 ms;
2 = 16 ms; 3 = 32 ms
Digital Output:
Fail-safe Configuration Hold/Fallback (on a per-channel basis) 0 = fallback; 1 = hold
Digital Output: Fail-safe Fallback Data (on a per-channel basis) Specifiable per channel
(DI/DO applications)
Sustained or Momentary Output Configuration
(on a per-channel basis) 0 = sustained; 1 = momentary
254
Appendix B. Fieldbus Modules B0700AG – Rev M
If the Momentary Output configuration is selected, then the Output Interval is also configurable
in increments of 10 ms with a 50% duty cycle.
Option Range
(All applications)
Main Input Filter Time 0 = 4 ms; 1 = 8 ms;
2 = 16 ms; 3 = 32 ms
Expansion Input Filter Time 0 = 4 ms; 1 = 8 ms;
2 = 16 ms; 3 = 32 ms
Digital Output:
Fail-safe Configuration Hold/Fallback (on a per-channel basis) 0 = fallback; 1 = hold
Digital Output: Fail-safe Fallback Data (on a per-channel basis) Specifiable per channel
(DI/DO application)
Sustained or Momentary Output Configuration
(on a per-channel basis) 0 = sustained; 1 = momentary
If the Momentary Output configuration is selected, then the Output Interval is also configurable
in increments of 10 ms with a 50% duty cycle.
255
B0700AG – Rev M Appendix B. Fieldbus Modules
The expansion module connects to the Fieldbus via any expandable main module and is function-
ally dependent on the supporting main module.
The main module is capable of executing any one of the application programs identified in the
following schedule:
♦ When used alone or in conjunction with an expansion module that interfaces field
input signals only, the main module executes either the Digital I/O, Sequence of
Events Monitor, Pulse Count Inputs, or Ladder Logic program.
♦ When used in conjunction with an expansion module that interfaces field input and
output signals, the main module executes either the Digital I/O or Ladder Logic
program.
The configurable options for each program are:
Option Range
(All applications)
Main Input Filter Time 0 = 4 ms; 1 = 8 ms;
2 = 16 ms; 3 = 32 ms
Expansion Input Filter Time 0 = 4 ms; 1 = 8 ms;
2 = 16 ms; 3 = 32 ms
Digital Output:
Fail-safe Configuration Hold/Fallback (on a per-channel basis) 0 = fallback; 1 = hold
Digital Output: Fail-safe Fallback Data (on a per-channel basis) Specifiable per channel
(DI/DO application)
Sustained or Momentary Output Configuration
(on a per-channel basis) 0 = sustained; 1 = momentary
If the Momentary Output configuration is selected, then the Output Interval is also configurable
in increments of 10 ms with a 50% duty cycle.
FBM33A (3-wire RTD Inputs) and 33B (2- and 4-wire RTD
Inputs)
The Copper RTD Input Interface contains eight Resistance Temperature Detector (RTD) input
channels. Each channel accepts either a 2- and 4-wire copper RTD or a 3-wire copper RTD sen-
sor input within a 0 to 30 ohm resistance range.
Within the same module, 3-wire RTDs may not be mixed with 2- or 4-wire RTDs.
The module performs the signal conversion required to interface the electrical input signals from
the RTDs to the redundant Fieldbus.
The module is a non-expandable main type, and independently connects to the redundant
Fieldbus.
This module executes the Analog Input application program.
The configurable options and their ranges follow.
256
Appendix B. Fieldbus Modules B0700AG – Rev M
Option Range
Analog Input Resolution 1, 2, 3, 4, 5
(on a per module basis)
1 = 100 ms integration time, 25 ms update period
2 = 200 ms integration time, 25 ms update period
3 = 500 ms integration time, 25 ms update period
4 = 1000 ms integration time, 25 ms update period
5 = 50 ms integration time, 25 ms update period
Rate of Change Limits (Channels 1-8) Normalized Raw Counts/100 ms
257
B0700AG – Rev M Appendix B. Fieldbus Modules
Option Range
Analog Input Resolution 0 to 21.1 mV
(on a per-module basis)
Rate of Change Limits (Channels 1-9) Normalized Raw Counts/100 ms
FBM37 (0 to 20 mA Outputs)
The Redundant 0 to 20 mA Output Interface Module (FBM37) consists of a pair of Fieldbus
Modules (two FBM237s), each of which contains eight 0 to 20 mA dc analog output channels.
The module can be used as a nonredundant (single) module or as a redundant pair (two) mod-
ules. The pair of Fieldbus Modules combine to provide redundancy at the Fieldbus Module level,
with associated field output signals wired to two termination assemblies. Each redundant Fieldbus
Module independently attempts to hold the output(s) at its specified output value(s). A redun-
dant analog output (AOUTR) block in the control software validates each output in conjunction
with information from the Fieldbus Module.
The module performs the signal conversion required to interface the electrical output signals to
the field sensors from the redundant Fieldbus.
258
Appendix B. Fieldbus Modules B0700AG – Rev M
The module is a main type, and independently connects to the redundant Fieldbus.
This module executes the Analog Output application program. The configurable options and
their ranges follow.
Option Range
Analog Output:
Fail-safe Configuration (Hold/Fallback 0 = fallback; 1 = hold
on a per-channel basis)
259
B0700AG – Rev M Appendix B. Fieldbus Modules
260
Appendix C. FBM – ECB Cross
Reference
The following tables present the complete list of all types of 200 Series FBMs, DCS Fieldbus
Modules for Westinghouse Process Control WPDF Systems, and DCS Fieldbus Modules for
APACS+ Systems. All of these modules and processors interface to control processors.
NOTE
For the list of 200 Series FBMs which can replace each of the I/A Series 100 Series
FBMs, refer to 100 Series Fieldbus Module Upgrade User's Guide (B0700BQ).
SW
Type Signal Description In Out ECB# IOM# HWT EXP Notes
FBM01 0 to 20 mA Input 8A 1 IOM1 1
BAMM01 Bailey RTD 4A 1 IOM1 1
0-320 Ohms
BASM01 Bailey 4 to 20 mA, 16A 47,1,1 IOM56 52,1,1
1 to 5 V dc, 0 to 10 V dc,
-10 to +10 Vdc
BASI01 Bailey 4 to 20 mA, 15A 47,1,1 IOM56 52,1,1
0 to 5 V dc, 0 to 10 V dc,
-10 to 10 V dc, 0 to 1 V dc
F1M01A Fisher™ Series 10 8A 1 IOM1 1
1-5 Vdc, 4-20 mA
F1M01C Fisher Series 10 4A 1 IOM1 1
1-5 Vdc, 4-20 mA, ISO
261
B0700AG – Rev M Appendix C. FBM – ECB Cross Reference
SW
Type Signal Description In Out ECB# IOM# HWT EXP Notes
F1M01E Fisher Series 10 8A 1 IOM1 1
0-10 V dc
F1M01F Fisher Series 10 4A 1 IOM1 1
0-10 V dc ISO
FBM02 Thermocouple/mV Input 8A 1 IOM1 2
BASM02 Bailey thermocouple, +/- 8A 1 IOM1 2
100 mV
F1M02 Fisher Series10 4A 1 IOM1 2
-10.2 to 70 mV,
5 kinds of ISO
thermocouple
FBM03 RTD Input 8A 1 IOM1 3
0-320 Ohms
BASI03 Bailey mV, TC, RTD, 16A 47,1,1 IOM55 52,2,2
+/-10V
BASM03 Bailey RTD 8A 1 IOM1 3
platinum, nickel
0-320 Ohms
BASM33 Bailey RTD copper 8A 1 IOM1 3
0-30 ohms
F1M03A Fisher Series 10 RTD 4A 1 IOM1 3
-50 to 200 F
F1M03C Fisher Series 10 RTD 4A 1 IOM1 3
100 to 500 F
F1M03D Fisher Series 10 RTD 4A 1 IOM1 3
FBM03A RTD 3 wire 8A 1 IOM1 3
(uses FBM03)
FBM03B RTD 4 wire 8A 1 IOM1 3
(uses FBM03)
FBM04 0 to 20 mA 4A 4A 2,52 IOM2,52 4 PID - ECB52
Input/Output
F1M04A Fisher Series 10 4A 1 IOM2 4
1-5 V dc
F1M04B Fisher Series 10 4A 1 IOM2 4
4-20 mA
FBM05 Redundant 4A 4A 2 IOM2 5
0 to 20 mA Input/Output
FBM06 Pulse Input, 4P 4A 4 IOM4 6
0 to 20 mA Output
BDSM06 Bailey pulse 8P 47,4,4 IOM4 52,6,6
F1M06 Fisher Series 10 4P 4 IOM4 6 3 types
4-30 V dc,
dry contacts,
or current pulse
FBM07 Contact/dc input 16D 5 IOM5 7
BSEM01 Bailey 24 V dc, 16D 6 IOM6 7 14
48 Vdc, 120 V ac/dc SOE
BDSI07 Bailey 24 V dc, 16D 5 IOM5 7
125 V ac/dc
262
Appendix C. FBM – ECB Cross Reference B0700AG – Rev M
SW
Type Signal Description In Out ECB# IOM# HWT EXP Notes
FBM07A 15 to 130 V dc 16D 5-8 IOM5-8 7 SOE-ECB6,
(uses FBM07) pulse count-
ECB7,
ladder-ECB8
FBM07B 24 V dc Contact Sense 16D 5-8 IOM5-8 7 SOE-ECB6,
Input pulse count-
(uses FBM07) ECB7,
ladder-ECB8
F1M07 Fisher Series 8D 5-8 IOM5-8 7 SOE-ECB6,
104-30 V dc, pulse count-
dry contact, 120 V ac ECB7,
ladder-ECB8
FBM08 120 V ac Input 16D 5-8 IOM5-8 SOE-ECB6,
pulse count-
ECB7,
ladder-ECB8
FBM09 Contact/dc Input/Output 8D 8D 5 IOM5 9
BDSM09 Bailey 24 V dc solid state 16D 5 IOM5 9 14
BDSM9A Bailey 24 V dc, 8D 8D 5 IOM5 9
125 V ac/dc/24 V dc
BDSM9B Bailey 24 Vdc 16D 16D 5 IOM5 9 14
F1M09 Fisher Series 10 FET 8D 5 IOM5 9 3 types
4-30 V dc,
relay or relay external
FBM09A Voltage Monitor 8D 8D 5,8 IOM5,8 9 ladder-ECB8
- 15 to 130 V dc Input,
60 V dc @ 0.5 mV Output
FBM09B Voltage Monitor 8D 8D 5,8 IOM5,8 9 ladder-ECB8
- 15 to 130 V dc Input,
0 to 10 V dc Output
FBM09C Contact Sense - 24 V dc 8D 8D 5,8 IOM5,8 9 ladder-ECB8
Input, 60 V dc @ 0.5 mV
Output
FBM09D Contact Sense 8D 8D 5,8 IOM5,8 9 ladder-ECB8
- 24 V dc Input,
0 to 10 V dc Output
FBM10 120 V ac Input/Output 8D 8D 5,8 IOM5,8 ladder-ECB8
BDSO10 Bailey 24-240 V dc solid 8D 5,8 IOM5,8 10 14 ladder-ECB8
state
FBM11 240 V ac 8D 8D 5,8 IOM5,8 11 ladder-ECB8
Input/Output
FBM12 FBM07 Expander 16D see 12
above
FBM12A FBM07A Expander 16D see 12
above
FBM12B FBM07B Expander 16D see 12
above
FBM13 FBM08 Expander 16D see 13
above
FBM14 FBM09 Expander 8D 8D see 14
above
263
B0700AG – Rev M Appendix C. FBM – ECB Cross Reference
SW
Type Signal Description In Out ECB# IOM# HWT EXP Notes
FBM14A FBM09A Expander 8D 8D see 14
above
FBM14B FBM09B Expander 8D 8D see 14
above
FBM14C FBM09C Expander 8D 8D see 14
above
FBM14D FBM09D Expander 8D 8D see 14
above
FBM15 FBM10 Expander 8D 8D see 15
above
FBM16 FBM11 Expander 8D 8D see 16
above
FBM17 0 to 10 V dc, 4A, 2A, 9,34, IOM9,34, 17 MDACT-
Contact/dc Input/Output 4D 4D 36,52 36,52 ECB34,
MDPulse-
ECB36,
PID - ECB52
FBM17A 15 to 130 V dc Input, 4A, 2A, 9,34, IOM9,34, 17 MDACT-
60 V dc @ 0.5 mV Output 4D 4D 36,52 36,52 ECB34,
MDPulse-
ECB36,
PID-ECB52
FBM17B 15 to 130 V dc Input, 4A, 2A, 9,34, IOM9,34, 17 MDACT -
0 to 10 V dc 4D 4D 36,52 36,52 ECB34,
Output MDPulse -
ECB36,
PID - ECB52
FBM17C 24 V dc Input, 4A, 2A, 9,34, IOM9,34, 17 MDACT-
60 V dc @ 0.5 mV Output 4D 4D 36,52 36,52 ECB34,
MDPulse -
ECB36,
PID - ECB52
FBM17D 24 V dc Input, 4A, 2A, 9,34, IOM9,34, 17 MDACT-
0 to 10 V dc 4D 4D 36,52 36,52 ECB34,
Output MDPulse-
ECB36,
PID - ECB52
BCOM17 0 to 10 V dc, Contact/dc 4A, 2A, 9,34, IOM9,34, 17 MDACT -
Input/Output 3D 4D 36,52 36,52 ECB34,
MDPulse -
ECB36,
PID - ECB52
FBM18 Intelligent Transmitter 8 In 12 IOM12 18
Input/Output
FBM19 Analog Input ?A 1 IOM1 19
FBM20 240 V ac Input 16D 5-8 IOM5-8 20 SOE-ECB6,
pulse count-
ECB7,
ladder-ECB8
FBM21 FBM20 Expander 16D see 21
above
FBM22 Single 0 to 20 mA 1A 1A 9,52 IOM9,52 22 PID-ECB52
Input/Output Auto/Manual
264
Appendix C. FBM – ECB Cross Reference B0700AG – Rev M
SW
Type Signal Description In Out ECB# IOM# HWT EXP Notes
FBM23 HTG Interface Unit 32D 13 IOM13 23
(HIU)
FBM24 Contact/125 V dc Input - 16D 5-8 IOM5-8 24 SOE-ECB6,
External Power pulse count-
ECB7,
ladder-ECB8
FBM24A 24 to 125 V dc 16D 5-8 IOM5-8 24 SOE-ECB6,
Input/Output pulse count-
ECB7,
ladder-ECB8
FBM24B Contact Sense 16D 5-8 IOM5-8 24 SOE-ECB6,
Input/Output pulse count-
ECB7,
ladder-ECB8
FBM24C Contact Sense Input/Out- 15D 5-8 IOM5-8 24 SOE-ECB6,
put - External Power pulse count-
(16th=power connection) ECB7,
ladder-ECB8
FBM25 FBM24 Expander 16D see 25
above
FBM25A FBM24A Expander 16D see 25
above
FBM25B FBM24B Expander 16D see 25
above
FBM25C FBM24C Expander 16D see 25
above
FBM26 Contact/125 V dc Input/ 8D 8D 5,8 IOM5,8 26 ladder-ECB8
Output - External
BDSO26 Bailey 4 -50 V dc solid 8D 5,8 IOM5,8 26 14 ladder-ECB8
state
FBM26A 24 to 125 V dc Input 8D 8D 5,8 IOM5,8 26 ladder-ECB8
(uses FBM26)
FBM26B Contact Sense Input 8D 8D 5,8 IOM5,8 26 ladder-ECB8
(uses FBM26)
FBM26C Contact Sense Input - 7D 8D 5,8 IOM5,8 26 ladder-ECB8
External Power
(8th=external power)
FBM27 FBM26 Expander 8D 8D see 27
above
FBM27A FBM26A Expander 8D 8D see 27
above
FBM27B FBM26B Expander 8D 8D see 27
above
FBM27C FBM26C Expander 8D 8D see 27
above
FBM33 Copper RTD Input, 8A 1 IOM1 33
Expanded Range
FBM33A Expanded Range Copper 8A 1 IOM1 33
RTD 3-wire
FBM33B Expanded Range Copper 8A 1 IOM1 33
RTD
2- and 4-wire
265
B0700AG – Rev M Appendix C. FBM – ECB Cross Reference
SW
Type Signal Description In Out ECB# IOM# HWT EXP Notes
FBM36 Type R 8A 1 IOM1 36
Thermocouple/mV Input
FBM37 0-20 mA Output 8A 53 IOM53 37
BAS037 Bailey 1 to 5 V dc, 14A 47,53, IOM56 52,
4 to 20 mA 53 37,37
BAOM37 Bailey 0 to 10 V dc, 8A 53 IOM53 37
1 to 5 V dc,
4 to 20 mA
FBM38 Coriolis Mass Flow Coriolis 22 IOM22
FBM39 Intelligent Transmitter 4 IT 4A 23 IOM23 39
Inputs/
0 to 20 mA Out
FBM41 Isolated Contact 24 V dc 8D 8D 5,8 IOM5,8 41 ladder-ECB8
In/0 to 60 V dc Out
BDSO41 Bailey 5-160 dc solid state 8D 5,8 IOM5,8 41 14 ladder-ECB8
FBM41A 15 to 60 V dc Input, 0 to 8D 8D 5,8 IOM5,8 41 ladder-ECB8
60 V dc @ 2.25 A Output
FBM41C 24 V dc Contact Sense 8D 8D 5,8 IOM5,8 41 ladder-ECB8
Input,
0 to 60 V dc @ 2.25 A
Output
FBM42 FBM41 Expander 8D 8D see 42
above
FBM42A FBM41A Expander 8D 8D see 42
above
FBM42C FBM41C Expander 8D 8D see 42
above
FBM43 Dual Baud Rate Intelli- 8 IT 12,73 IOM37, 43 FoxCom -
gent Device Interface 73 ECB73 (parent
of 18, 43),
ECB12
(parent of 18)
FBM44 Dual Baud Rate 4 IT 4A 23,38 IOM23,38 44 multibaud-
IT/0 to 20 mA Out ECB38
Redundant Output
FBM45 Gas Gas 39 IOM39 45
Chromatograph Chro-
mato-
graph
FBM46 Dual Baud Rate 4 IT 4A 38R IOM49 98 FoxCom-(par-
IT/0 to 20 mA In/Out ent of 18)
Redundant
PDISP Panel Display - - 14 IOM14 28 This is not a
real FBM, but
the I/A Series
system treats it
as one.
266
Appendix C. FBM – ECB Cross Reference B0700AG – Rev M
Fieldbus Processors
The following is a list of fieldbus processors. The table heading definitions are as follows:
♦ Type – FBP Type
♦ Signal Description – Purpose of FBP
♦ In – Number of input channels (dependent on I/O cards)
♦ Out – Number of output channels (dependent on I/O cards)
♦ SW ECB# – Equipment control block software type used for this FBM
♦ IOM Number – The software that is downloaded to this FBM
♦ HWT – Hardware type.
SW
Type Signal Description In Out ECB# IOM# HWT
FBP10 Eckardt Migration 47 IOM42 52
FBP10R Eckardt Migration 47R IOM47 87
(Redundant)
FBP11 Spectrum UCM 48 IOM43 53
FBP11R Spectrum UCM 48R IOM48 88
(Redundant)
FBP12 Spectrum FIO™ N/A N/A 44 IOM44 54
FBP13 Spectrum UFM™ N/A N/A 45 IOM45 55
FBP14 Spectrum UIO 46 IOM46 56
267
B0700AG – Rev M Appendix C. FBM – ECB Cross Reference
UCM/UIO
The following is a list of I/O cards that can be found in either UCM or UIO racks. The table
heading definitions are as follows:
♦ Type – FBM Type
♦ Signal Description – Purpose of FBM
♦ In – Number of input channels
♦ Out – Number of output channels
♦ SW ECB# – Equipment control block software type used for this FBM
♦ HWT – Hardware type.
268
Appendix C. FBM – ECB Cross Reference B0700AG – Rev M
SW
Type Signal Description In Out ECB# HWT
3A2-V2D High Level ISO 2A 41 65
3A2-V3D High Level 2A 41 65
3A2-E2D ac Voltage input 2A 41 65
3A2-I2D ISO Current Input 2A 41 65
3A2-I2DA ISO High Level 2A 41 65
3A2-I3D Current Input 2A 41 65
3A2-I3DA High Level 2A 41 65
3A2-H3D High Level 2A 41 65
3A4-I2D Quad Current In 4A 41 66
3A2-M2D MV/TC Adj Range 2A 41 65
3A2-T2DJ1 Thermocouple Input 2A 41 68
3A2-T2DJ2 Thermocouple Input 2A 41 68
3A2-T2DK1 Thermocouple Input 2A 41 68
3A2-T2DK2 Thermocouple Input 2A 41 68
3A4-M2DA1 Millivolt/TC Input 2A 41 69
3A4-M2DA2 Millivolt/TC Input (4 channel UCM ONLY) 4A 41 69
3A4-M2DA3 Millivolt/TC Input (4 channel UCM ONLY) 4A 41 69
3A4-M2DA4 Millivolt/TC Input (4 channel UCM ONLY) 4A 41 69
3A4-M2DA5 Millivolt/TC Input (4 channel UCM ONLY) 4A 41 69
3A4-M2DA6 Millivolt/TC Input (4 channel UCM ONLY) 4A 41 69
3A4-M2DA7 Millivolt/TC Input (4 channel UCM ONLY) 4A 41 69
3A2-R2DC Copper RTD 2A 41 71
3A2-R2DN Nickel RTD 2A 41 71
3A2-R2DP Platinum 1 RTD 2A 41 71
3A2-R2DP Platinum 2 RTD 2A 41 71
3A2-R2DP Platinum 3 RTD 2A 41 71
3A2-R2DP2 Platinum RTD 2A 41 71
3C8-C3D Octal Contact In 8D 42 77
3C8-E2D Octal Line V Monitor 8D 42 77
3A2-F2D Pulse Rate Counter 2P 41 75
3A2-Q2D Pulse Input Count 2P 41 73
3A2-D3V Dual Voltage Out 2A 43 78
3A2-D2I Dual Current Out 2A 43 78
3A2-D3I Dual Current Out 2A 43 78
3C4-D2CS dc Switch Out 4D 44 80
3C4-D2KS ac Switch Out 4D 44 80
3C8-D2CS Octal Contact Out 8D 44 81
3C4-D2VS dc Volt Out 4D 44 80
3C4-D2CP dc Pulse Out 4D 44 82
3C4-D2KP ac Pulse Out 4P 44 82
3C4-D2VP dc Pulse Out 4P 44 82
3AS-I2I Single Loop I/O 1A 1A 45 84
3AS-I3I Single Loop I/O 1A 2A 45 84
3AD-I3I Dual Loop I/O (4 channel UCM ONLY) 2A 2A 45 85
269
B0700AG – Rev M Appendix C. FBM – ECB Cross Reference
FIO
The following is a list of I/O cards that can be found in FIO racks. The table heading definitions
are as follows:
♦ Type – FBM Type
♦ Signal Description – Purpose of FBM
♦ In – Number of input channels
♦ Out – Number of output channels
♦ SW ECB# – Equipment control block software type used for this FBM
♦ HWT – Hardware type.
SW
Type Signal Description In Out ECB# HWT
3F8-V2DA1 Octal High Level 8A 41 67
3F8-V2DA2 Octal High Level 8A 41 67
3F8-V2DA Octal High Level 8A 41 67
3F4-I2D1A Quad 0-20 mA dc, 16V 4A 41 66
3F4-I2D2A Quad 0-20 mA dc, 22V 4A 41 66
3F8-I2DA Octal High Level 8A 41 67
3F8-H2DA Octal High Level 8A 41 67
3F8-T2DA1 Octal Thermocouple 8A 41 70
3F8-T2DA2 Octal Thermocouple 8A 41 70
3F8-T2DA3 Octal Thermocouple 8A 41 70
3F8-T2DA4 Octal Thermocouple 8A 41 70
3F8-T2DA5 Octal Thermocouple 8A 41 70
3F8-T2DA6 Octal Thermocouple 8A 41 70
3F8-T2DA7 Octal Thermocouple 8A 41 70
3F8-M2DA1 Octal Millivolt 8A 41 67
3F8-M2DA2 Octal Millivolt 8A 41 67
3F8-M2DA3 Octal Millivolt 8A 41 67
3F8-M2DA4 Octal Millivolt 8A 41 67
3F8-M2DA5 Octal Millivolt 8A 41 67
3F8-M2DA6 Octal Millivolt 8A 41 67
3F8-M2DA7 Octal Millivolt 8A 41 67
3F8-R2DCA Octal RTD (Copper) 8A 41 72
3F8-R2DNA Octal RTD (Nickel) 8A 41 72
3F8-R2DPA1 Octal RTD (Platinum 1) 8A 41 72
3F8-R2DPA2 Octal RTD (Platinum 2) 8A 41 72
3F8-R2DPA3 Octal RTD (Platinum 3) 8A 41 72
3F8-C2DCA Octal Contact 8D 42 77
3F8-C2DNA Octal Prox Sensor 8D 42 77
3F8-E2DA Octal HL Digital 8D 42 77
3F4-F2DA Quad Pulse Rate 4P 41 76
3F4-Q2DA Quad Pulse Counter 4P 41 74
3F4-D2VA Quad High Level Out 4A 43 79
270
Appendix C. FBM – ECB Cross Reference B0700AG – Rev M
SW
Type Signal Description In Out ECB# HWT
3F4-D2IA Quad High Level Out 4A 43 79
3F8-D2CSA Octal dc Switch 8D 44 81
3F8-D2ZA Octal Solenoid Dvr 8D 44 81
3F8-D2KSA Octal ac Switch 8D 44 81
3F4-D2WA Quad Solenoid Dvr 4D 44 80
3F8-D2CPA Octal dc Pulse Sw 8P 44 83
3F8-D2KPA Octal ac Pulse Sw 8P 44 83
UFM
The following is a list of I/O cards that can be found in UFM racks. The table heading definitions
are as follows:
♦ Type – FBM Type
♦ Signal Description – Purpose of FBM
♦ In – Number of input channels
♦ Out – Number of output channels
♦ SW ECB# – Equipment control block software type used for this FBM
♦ IOM – The software that is downloaded to this FBM
♦ HWT – Hardware type.
SW
Type Signal Description In Out ECB# HWT
3A8-V2D1 Octal High Level 41 67
3A8-I2D1 Octal High Level 41 67
3A8-M2D1 Octal Millivolt 41 67
3A8-M2D2 Octal Millivolt 41 67
3A8-M2D3 Octal Millivolt 41 67
3A8-T2D1 Octal Thermocouple 41 70
3A8-T2D2 Octal Thermocouple 41 70
3A8-T2D3 Octal Thermocouple 41 70
3A8-R2DC1 Octal RTD (Copper) 41 72
3A8-R2DN1 Octal RTD (Nickel) 41 72
3A8-R2DP1 Octal RTD (Platinum 1) 41 72
3A8-R2DP2 Octal RTD (Platinum 2) 41 72
3A8-R2DP3 Octal RTD (Platinum 3) 41 72
3D8-C2D1 Octal Contact 42 77
271
B0700AG – Rev M Appendix C. FBM – ECB Cross Reference
SW
ECB#
1
Type Signal Description In Out IOM# HWT Notes
F2M214 Two FBM214 modules 8A x 2 - 200, IOM214 214 Configured as two
1
(16A 201 FBM214 modules,
Total) each with 8 analog
HART inputs
F2M215 One FBM215 module - 8A2 200, IOM215 215
1
201
F2M239 One FBM239 module Up to Up to 5 IOM79 239 16 I/O channels -
1
16D 16D Jumper for either input
or output only
F2M67A Fisher Series 20 Up to Up to 47,5 IOM59 52,9 16 I/O channels -
(Legacy) FBP10, FBM09 16D 16D Jumper for either input
(Replaced by F2M239) or output only
F2M68A Fisher Series 20 16A 8A 47,1, IOM58 52,1,37 Inputs and Outputs are
(Legacy) FBP10, 2 FBM01s, 53 independent and both
FBM37 (Analog inputs may be used
replaced by F2M214,
analog outputs replaced
by F2M215)
FRM701 Fisher Controller 4A, 2D 1A, 7D 47,9 IOM57 52,17
Configurable FBP10,
1 or 2 FBM17s
FRM711 Fisher Controller 5A, 4D 2A, 2D 47,9 IOM57 52,17
Computing FBP10,
1 or 2 FBM17s
FRMMPU Fisher Controller 10A, 3A, 4D 47,9,1 IOM57 52,17,1
FBP10, 2 FBM17, 4D
FBM01
1. Refer to “DCS Fieldbus Module Control Schemes” in DCS Fieldbus Modules for Fisher PROVOX®
Series 20 Systems User’s Guide (B0193YV) for details on how to configure the blocks for these devices.
2. F2M215 has HART output channels.
272
Appendix C. FBM – ECB Cross Reference B0700AG – Rev M
SW
Type Signal Description In Out ECB# IOM# HWT Notes
FBM201/ 8 Input, 0-20 mA 8 AI 1 IOM83 201
FBM201e
FBM201b 8 Input, 0-100mV 8 AI 1 IOM83 201
FBM201c 8 Input, 0-5 V 8 AI 1 IOM83 201
FBM201d 8 Input 0-10 V 8 AI 1 IOM83 201
FBM202 8 Input, 8 AI 1 IOM84 202
Thermocouple/mV
FBM203 8 Input, RTD 8 AI 1 IOM85 203
(Pt, Ni)
FBM203b 8 Input, RTD (Pt,Ni) 8 AI 1 IOM85 203
Extended Range
FBM203c 8 Input, RTD 8 AI 1 IOM85 203
(Cu)
FBM203d 8 Input 4 wire RTD (Pt, 8 AI 1 IOM85 203
Ni, Cu)
FBM204 4 Input, 0-20 mA / 4 AI 4 AO 2 IOM86 204
4 Output, 0-20 mA
FBM204b 4 Input, 0-20 mA / 4 AI 4 AO 2 IOM86 204
4 Output, 0-20 mA
(Readback)
FBM205 4 Input, 0-20 mA / 4 AI 4 AO 2 IOM87 205
4 Output, 0-20 mA
(Redundant capable)
FBM206 8 Input, Pulse 8 PI 4 IOM88 206
FBM206b 4 Input, Pulse / 4 PI 4 AO 4 IOM88 206
4 Output, 0-20 mA
FBM207 16 Input, 16 DI 5-8 IOM89 207 SOE-ECB6,
Voltage Monitor pulse count-ECB7,
ladder-ECB8
273
B0700AG – Rev M Appendix C. FBM – ECB Cross Reference
SW
Type Signal Description In Out ECB# IOM# HWT Notes
FBM207b 16 Input, 24 V dc Con- 16 DI 5-8 IOM89 207 SOE-ECB6,
tact Sense pulse count-ECB7,
ladder-ECB8
FBM207c 16 Input, 48 V dc Con- 16 DI 5-8 IOM89 207 SOE-ECB6,
tact Sense pulse count-ECB7,
ladder-ECB8
FBM208 0 to 20 mA Redundant 4 AI 4 AO 2 IOM80 208
with readback
FBM208b 0 to 20 mA Redundant 4 AI 4 AO 2 IOM80 208 Replaces FBM05
with readback to non-HART
devices - no TA
FBM211 16 Input, 0-20 mA 16 AI 1 IOM90 211
Differential
FBM212 16 Input, Thermocou- 14 AI 1 IOM91 212
ple/mV Differential
FBM213 8 Input, RTD 8 AI 1 IOM92 213
(Pt, Ni) Differential
FBM214 8 Communication, 8 AI or 200/ IOM214 214
HART Input HART 201
FBM214b 8 Communication, 8 AI or 200/ IOM214 214
HART Input HART 201
FBM215 8 Communication, 8 AO or 200/ IOM215 215
HART Output HART 201
FBM216 8 Communication, 8 AI or 201/ IOM216 216
HART Input HART 202
(Redundant)
FBM216b 8 Communication, 8 AI or 201/ IOM216 216
HART Input HART 202
(Redundant)
FBM217 32 Input, Voltage Moni- 32 DI 5-8 IOM96 217 SOE-ECB6,
tor (Group Isolated) pulse count-ECB7,
ladder-ECB8
FBM218 8 Communication, HART 8 AO or 201/ IOM218 218
Output (Redundant) HART 202
FBM219 24 Input, Voltage Moni- 24 DI 8 DO 5,8 IOM98 219 ladder-ECB8
tor/8 Output, Switch
(External Source)
FBM220 1 Communication Port, 1 FF 1 FF 200/ IOM220 220
Fieldbus Foundation 201
FBM221 4 Communication Ports, 4 FF 4 FF 200/ IOM221 221
Fieldbus Foundation 201
FBM222 2 Communication Ports, 2 Profibus 2 Profibus 200/ IOM222 222 Redundant mod-
Profibus DP 202 ules use ECB 202
FBM223 2 Communication Ports, 2 Profibus 2 Profibus 200/ IOM223 223
Profibus DP 201
FBM224 4 Communication Ports, 4 Modbus 4 Modbus 200/ IOM224 224 2000 pts/
Modbus (Redundant 201 64 devices
capable)
FBM227 4 0 to 10 V dc and 4 0-10V dc 2 0-10V dc 9 IOM77 227
4 Discrete Input and and
2 0 to 10 V dc and 4 Discrete 4 Discrete
4 Discrete Output
274
Appendix C. FBM – ECB Cross Reference B0700AG – Rev M
SW
Type Signal Description In Out ECB# IOM# HWT Notes
FBM228 4 Communication Ports, 4 FF 4 FF 200/ IOM228 228 Redundant mod-
Fieldbus Foundation 201/ ules use ECBs
(Single or Redundant) 202 202/201
FBM229 1-Channel Interface to Supports I/O for a net- 200/ IOM229 229
DeviceNet Devices work of up to 64 Devi- 201
ceNet devices (including
the FBM itself, the slave
I/O modules and a third-
party configuration work-
station)
FBM230 4 Serial Ports, RS-232, 4 Serial 4 Serial 200/ IOM230 230
RS-422, or RS-485 201
FBM231 4 Serial Ports, RS-232, 4 Serial 4 Serial 202/ IOM231 231
RS-422, or RS-485 201
(Redundant)
FBM232 1 Ethernet Port 1 Ethernet 1 Ethernet 200/ IOM232 232
201
FBM233 1 Ethernet Port 1 Ethernet 1 Ethernet 202/ IOM233 233
(Redundant) 201
FBM237 8 Output, 0-20 mA 8 AO 53 IOM93 237
FBM238 24 Input, Voltage Moni- 24 DI 8 Discrete 5-8 IOM78 238
tor (Group Isolated) and
8 Discrete Output
FBM239 16 Input, Voltage Moni- 16 DI 16 5-8 IOM79 239
tor (Group Isolated) and Discrete
16 Discrete Output
FBM240 8 Output, Switched 8 DO 5 IOM81 240
120v ac or 125 V dc,
with Readback
FBM241 8 Input, Voltage Moni- 8 DI 8 DO 5,8 IOM94 241 ladder-ECB8
tor/8 Output, Switch
(External Source)
FBM241b 8 Input, Voltage Moni- 8 DI 8 DO 5,8 IOM94 241 ladder-ECB8
tor/8 Output, Switch
(Internal Source)
FBM241c 8 Input, Contact Sense/8 8 DI 8 DO 5,8 IOM94 241 ladder-ECB8
Output, Switch (Exter-
nal Source)
FBM241d 8 Input, Contact Sense/8 8 DI 8 DO 5,8 IOM94 241 ladder-ECB8
Output, Switch (Internal
Source)
FBM242 16 Output, DC Switch 16 DO 5,8 IOM95 242 ladder-ECB8
(External Source)
FBM243 8 Channel Isolated, dual 8 FoxCom 8 FoxCom 73/18 IOM97 243
baud rate FoxCom (Intel- or 74
ligent Device)
FBM243b 4 Channel Isolated, dual 4 FoxCom 4 AO 23 IOM97 243
baud rate FoxCom (Intel-
ligent Device) and
4 Output, 0-20 mA
275
B0700AG – Rev M Appendix C. FBM – ECB Cross Reference
SW
Type Signal Description In Out ECB# IOM# HWT Notes
FBM244 4 Input, 0-20 mA, 4 AI 4 AO 200/ IOM244 244
4 Output, 0-20 mA 201
(HART Support)
FBM245 4 Input, 0-20 mA, 4 AI 4 AO 202/ IOM245 245
4 Output, 0-20 mA 201
Redundant (HART
Support)
FBM246 4 Redundant Channel 4 FoxCom 4 FoxCom 38R/18 IOM97 246
Isolated, dual baud rate or 74
FoxCom (Intelligent
Device)
FBM246b 4 Redundant Channel 4 FoxCom 4 AO 38R/18 IOM97 246
Isolated, dual baud rate
FoxCom (Intelligent
Device) and
4 Output, 0-20 mA
FBM247 8-Channel Current/Volt- 8 Configurable I/O 200/ IOM247 247 Eight channels
age Analog/Digi- Channels 201 may be configured
tal/Pulse I/O as input or output
Configurable Channel for a variety of
Interface Module (with channel types, with
HART® Support on All or without HART
Channels) - Includes support - see
support for additional page 242
communication types
For the ISCM and available P+F I/O modules and base/extension units which can be used with
the I/A Series system, refer to Intrinsically Safe I/O Subsystem User’s Guide (B0700DP). The
I/A Series system views the P+F I/O modules as 200 Series FBMs.
276
Appendix C. FBM – ECB Cross Reference B0700AG – Rev M
SW
Type Signal Description In Out ECB# IOM# HWT
DIO214 8 Communication, 8 AI or 200/ IOM214 214
HART Input HART 201
DIO215 8 Communication, 8 AO or 200/ IOM215 215
HART Output HART 201
DIO216 8 Communication, 8 AI or 201/ IOM216 216
HART Input (Redundant) HART 202
DIO218 8 Communication, HART 8 AO or 201/ IOM218 218
Output (Redundant) HART 202
DIOSDM MOD300 digital migration Up to 48D Up to 200/ IOM215 236
48D,P 201
DIOSDM MOD300 digital migration Up to 48D Up to 200/ IOM215 236
(redundant) 48D,P 202 (2 sets)
Refer to DCS Fieldbus Modules for ABB MOD300 Direct I/O Systems with HART I/O Capability
User's Guide (B0700AE) for additional information on configuring these DCS FBMs.
Table C-11. DCS FBMs for Westinghouse Process Control WPDF Systems
SW
Type Signal Description In Out ECB# IOM# HWT Notes
WAI01A Westinghouse 4 AI 1 IOM83 201
-512 to +512 mV dc
WAI01B Westinghouse 4 AI 1 IOM83 201
-1.02 to +1.02 V dc
WAI01C Westinghouse 4 AI 1 IOM83 201
-10.24 to +10.24 V dc
WAI01D Westinghouse 4 AI 1 IOM83 201
0 to 20.48 mA
WAW01A Westinghouse 6 AI 1 IOM83 201
0 to 1.02 V dc
WAW01B Westinghouse 6 AI 1 IOM83 201
0 to 5.12 V dc
WAW01C Westinghouse 6 AI 1 IOM83 201
0 to 10.24 V dc
277
B0700AG – Rev M Appendix C. FBM – ECB Cross Reference
Table C-11. DCS FBMs for Westinghouse Process Control WPDF Systems (Continued)
SW
Type Signal Description In Out ECB# IOM# HWT Notes
WAW01D Westinghouse 6 AI 1 IOM83 201
0 to 20.48 mA
WAW01E Westinghouse 6 AI 1 IOM83 201
0 to 20.48 mA
WAW01F Westinghouse 6 AI 1 IOM83 201
0 to 51.2 mA
WAX01A Westinghouse 12 AI 1 IOM83 (2) 201
0 to 1.02 V dc
WAX01B Westinghouse 12 AI 1 IOM83 (2) 201
0 to 5.12 V dc
WAX01C Westinghouse 12 AI 1 IOM83 (2) 201
0 to 10.24 V dc
WAI02A Westinghouse 4 AI 1 IOM84 202
-100 to +100 mV thermo
WAV02A Westinghouse 6 AI 1 IOM84 202
-100 to +100 mV thermo
WAX02A Westinghouse 12 AI 1 IOM84 (2) 202
-100 to +100 mV thermo
WRF03A Westinghouse 6 AI 1 IOM85 203
0 to 640 ohm RTD
WRF03B Westinghouse 6 AI 1 IOM85 203
0 to 320 ohm RTD
WRT03A Westinghouse 4 AI 1 IOM85 203
0 to 30 ohm RTD
WRT03B Westinghouse 4 AI 1 IOM85 203
0 to 320 ohm RTD
WLJ04A Westinghouse 3 AI 1 AO 2 IOM86 204
0 to 10.24 V dc
WLJ04B Westinghouse 3 AI 1 AO 2 IOM86 204
0 to 5.12 V dc/10.24 V dc
WLJ04C Westinghouse 3 AI 1 AO 2 IOM86 204
0 to 20.48 mA
WPA06A Westinghouse Pulse 4 DI 4 IOM88 206
Counter
WCI07A Westinghouse Contact 16 DI 5-8 IOM89 207 SOE - ECB6,
48 V dc self powered pulse count - ECB7,
ladder - ECB8
WDI07A Westinghouse 16 DI 5-8 IOM89 207 SOE-ECB6,
5 V dc pulse count-ECB7,
ladder-ECB8
WDI07B Westinghouse 16 DI 5-8 IOM89 207 SOE-ECB6,
24 V ac/dc pulse count-ECB7,
ladder-ECB8
WDI07C Westinghouse 16 DI 5-8 IOM89 207 SOE-ECB6,
48 V ac/dc pulse count-ECB7,
ladder-ECB8
WDI07D Westinghouse 16 DI 5-8 IOM89 207 SOE-ECB6,
120 V ac/dc pulse count-ECB7,
ladder-ECB8
278
Appendix C. FBM – ECB Cross Reference B0700AG – Rev M
Table C-11. DCS FBMs for Westinghouse Process Control WPDF Systems (Continued)
SW
Type Signal Description In Out ECB# IOM# HWT Notes
WDI07E Westinghouse 16 DI 5-8 IOM89 207 SOE-ECB6,
12 V dc pulse count-ECB7,
ladder-ECB8
WID07A Westinghouse 5 V dc 16 DI 5-8 IOM89 207 SOE-ECB6,
pulse count-ECB7,
ladder-ECB8
WID07B Westinghouse 24 V ac/dc 8 DI 5-8 IOM89 207 SOE-ECB6,
pulse count-ECB7,
ladder-ECB8
WID07C Westinghouse 24 V ac/dc 16 DI 5-8 IOM89 207 SOE-ECB6,
pulse count-ECB7,
ladder-ECB8
WID07D Westinghouse 48 V ac/dc 8 DI 5-8 IOM89 207 SOE-ECB6,
pulse count-ECB7,
ladder-ECB8
WID07E Westinghouse 48 V ac/dc 16 DI 5-8 IOM89 207 SOE-ECB6,
pulse count-ECB7,
ladder-ECB8
WID07F Westinghouse 8 DI 5-8 IOM89 207 SOE-ECB6,
120 V ac/dc pulse count-ECB7,
ladder-ECB8
WID07G Westinghouse 16 DI 5-8 IOM89 207 SOE-ECB6,
120 V ac/dc pulse count-ECB7,
ladder-ECB8
WID07H Westinghouse 12 V dc 16 DI 5-8 IOM89 207 SOE-ECB6,
pulse count-ECB7,
ladder-ECB8
WID07I Westinghouse 12 V ac/dc 16 DI 5-8 IOM89 207 SOE-ECB6,
pulse count-ECB7,
ladder-ECB8
WID07J Westinghouse 16 DI 5-8 IOM89 207 SOE-ECB6,
48 V dc pulse pulse count-ECB7,
ladder-ECB8
WID07K Westinghouse 120 V ac, 8 DI 5-8 IOM89 207 SOE-ECB6,
high threshold pulse count-ECB7,
ladder-ECB8
WID07L Westinghouse 120 V ac 16 DI 5-8 IOM89 207 SOE-ECB6,
pulse count-ECB7,
ladder-ECB8
WID07M Westinghouse 220 V ac 8 DI 5-8 IOM89 207 SOE-ECB6,
pulse count-ECB7,
ladder-ECB8
WID07N Westinghouse 220 V ac 16 DI 5-8 IOM89 207 SOE-ECB6,
pulse count-ECB7,
ladder-ECB8
WID07O Westinghouse 220 V dc 8 DI 5-8 IOM89 207 SOE-ECB6,
pulse count-ECB7,
ladder-ECB8
WID07P Westinghouse 220 V dc 16 DI 5-8 IOM89 207 SOE-ECB6,
pulse count-ECB7,
ladder-ECB8
279
B0700AG – Rev M Appendix C. FBM – ECB Cross Reference
Table C-11. DCS FBMs for Westinghouse Process Control WPDF Systems (Continued)
SW
Type Signal Description In Out ECB# IOM# HWT Notes
WAH01A Westinghouse 8 AI 1 IOM90 211
-10.24 to +10.24 V dc
WAH01B Westinghouse 8 AI 1 IOM90 211
-5.12 to +5.12 V dc
WAH01C Westinghouse 8 AI 1 IOM90 211
0 to +10.24 V dc
WAH01D Westinghouse 8 AI 1 IOM90 211
0 to +5.12 V dc
WAO37A Westinghouse 4 AO 53 IOM93 237
0 to 20.48 mA
WAO37B Westinghouse 4 AO 53 IOM93 237
0 to 10.24 V dc
WAO37C Westinghouse 4 AO 53 IOM93 237
-10.24 to 10.24 V dc
WAO37D Westinghouse 4 AO 53 IOM93 237
0 to 5.12 V dc
WAO37E Westinghouse 4 AO 53 IOM93 237
-5.12 to 5.12 V dc
WAO37F Westinghouse 4 AO 53 IOM93 237
-10.24 to 10.24 V dc
WAO37G Westinghouse 4 AO 53 IOM93 237
0 to 20.48 mA
WBO09A Westinghouse 60 V dc 16 5,8 IOM95 242 ladder - ECB8
DO
WBO09B Westinghouse 20 V dc 16 5,8 IOM95 242 ladder - ECB8
DO
WRO09A Westinghouse inductive, 8 DO 5,8 IOM95 242 ladder-ECB8
mercury
WRO09B Westinghouse non- 8 DO 5,8 IOM95 242 ladder-ECB8
inductive, mercury
WRO09C Westinghouse inductive, 8 DO 5,8 IOM95 242 ladder-ECB8
solid state
WRO09D Westinghouse non- 8 DO 5,8 IOM95 242 ladder - ECB8
inductive, solid state
WTO09A Westinghouse triac 8 DO 5,8 IOM95 242 ladder - ECB8
SW
Type Signal Description In Out ECB# IOM# HWT Notes
AVI202 APACS+, Voltage Input, 16 AI 1 IOM84 (2) 202
Thermocouple
ART203 APACS+, RTD 16 AI 1 IOM85 (2) 203
280
Appendix C. FBM – ECB Cross Reference B0700AG – Rev M
Table C-12. DCS FBMs for APACS+ Process Control Systems (Continued)
SW
Type Signal Description In Out ECB# IOM# HWT Notes
ASA211 APACS+, 0 to 5 V dc, 32 AI 1 IOM90 (2) 211
0 to 20 mA
AHF214 APACS+ 16 AI or 200/ IOM214 (2) 214
4 to 20 mA, HART HART 201
AHF216 APACS+, 16 AI or 201/ IOM216 (2) 216
1 to 5 V dc, Redundant HART 202
HART
AID115 APACS+, 115 V ac 32 DI 5-8 IOM96 217 SOE-ECB6,
Digital Input pulse count-ECB7,
ladder-ECB8
AID230 APACS+, 230 V ac 32 DI 5-8 IOM96 217 SOE-ECB6,
pulse count-ECB7,
ladder-ECB8
AEAM01 APACS+, Analog/Digital 16 AI, 16 AO, 200/ IOM234 234
Input/Output, Pulse Input DI, PI* DO* 201
ASAM01 APACS+, Analog/Digital 32 AI, 32 AO, 200/ IOM235 235
Input/Output DI* DO* 201
ASDM24 APACS+, 24 V dc, Digital 32 DI** 32 200/ IOM236 236
Input/Output DO** 201
ASDM48 APACS+, 48 V dc, Digital 32 DI** 32 200/ IOM236 236
Input/Output DO** 201
ADO125 APACS+, 125 V dc 16 DO 5,8 IOM95 242 ladder-ECB8
Digital Output
AOD115 APACS+, 115 V ac 32 DO 5,8 IOM95 (2) 242 ladder-ECB8
Digital Output
AOD230 APACS+, 230 V ac 32 DO 5,8 IOM95 (2) 242 ladder-ECB8
Digital Output
* Each point can be configured as analog or digital, input or output.
** Each point can be configured as input or output.
281
B0700AG – Rev M Appendix C. FBM – ECB Cross Reference
SW
Type Signal Description In Out ECB# IOM# HWT Notes
H2214A Honeywell TDC2000 8 AI 200/ IOM214 214 BC, MFC
(8) 4-20 mA or HART 201
H2214B Honeywell TDC2000 8 AI 200/ IOM214 214 HLPIU
(8) 4-20 mA or HART 201
H2215A Honeywell TDC2000 8 AO 200/ IOM215 214 BC, MFC
(8) 4-20 mA or HART 201
H2215B Honeywell TDC2000 4 AO 200/ IOM215 214 HLPIU
(4) 4-20 mA or HART 201
H2242 Honeywell TDC2000 16D 5 or 8 IOM95 242
(16) 60 V dc contact
H2C02A Honeywell TDC2000 8A 1,3 IOM1 2
(4) 4-20.4 mA,
(4) 5 V dc or +/- 5 V dc
H2C02B Honeywell TDC2000 8A 1,3 IOM1 2
(4) 4-20.4 mA,
(4) 40 V dc or +/- 40 V dc
H2C02D Honeywell TDC2000 8A 1 IOM1 2
(4) 4-20.4 mA, (4) 0-1 mA
H2C02E Honeywell TDC2000 8A 1 IOM1 2
(4) 4-20.4 mA, (4) 0-10 mA
H2C02F Honeywell TDC2000 8A 1,3 IOM1 2
(4) 4-20.4 mA,
(4) -10.5-71.419 or 0-100 or
+/-100 mV dc
H2C02G Honeywell TDC2000 8A 1 IOM1 2
(4) 4-20.4 mA,
(4) 0-30 ohm Cu, 120 ohm Ni
or 320 ohm Pt
H2C02H Honeywell TDC2000 8A 1,3 IOM1 2
(4) 4-20.4 mA, (4) 1 V dc or
+/- 1 V dc
H2C02J Honeywell TDC2000 8A 1,3 IOM1 2
(4) 0-1 mA,
(4) 5 V dc or +/- 5 V dc
H2C02K Honeywell TDC2000 8A 1,3 IOM1 2
(4) 0-1 mA,
(4) 40 V dc or +/- 40 V dc
H2C02L Honeywell TDC2000 8A 1 IOM1 2
(4) 0-1 mA, (4) 4-20.4 mA
H2C02M Honeywell TDC2000 8A 1 IOM1 2
(8) 0-1 mA
H2C02N Honeywell TDC2000 8A 1 IOM1 2
(4) 0-1 mA, (4) 0-10 mA
H2C02P Honeywell TDC2000 8A 1,3 IOM1 2
(4) 0-1 mA, (4) -10.5-71.419
or 0-100 or +/-100 mV dc
H2C02Q Honeywell TDC2000 8A 1 IOM1 2
(4) 0-1 mA, (4) 0-30 ohm Cu,
120 ohm Ni or 320 ohm Pt
282
Appendix C. FBM – ECB Cross Reference B0700AG – Rev M
SW
Type Signal Description In Out ECB# IOM# HWT Notes
H2C02R Honeywell TDC2000 8A 1,3 IOM1 2
(4) 0-1 mA, (4) 1 Vdc or
+/- 1 V dc
H2C02S Honeywell TDC2000 8A 1,3 IOM1 2
(4) 0-10 mA, (4) 5 V dc or
+/- 5 V dc
H2C02T Honeywell TDC2000 8A 1,3 IOM1 2
(4) 0-10 mA, (4) 40 V dc or
+/- 40 V dc
H2C02U Honeywell TDC2000 8A 1 IOM1 2
(4) 0-10 mA, (4) 4-20.4 mA
H2C02V Honeywell TDC2000 8A 1 IOM1 2
(4) 0-10 mA, (4) 0-1 mA
H2C02W Honeywell TDC2000 8A 1 IOM1 2
(8) 0-10 mA
H2C02X Honeywell TDC2000 8A 1,3 IOM1 2
(4) 0-10 mA, (4) -10.5-71.419
or 0-100 or +/-100 mV dc
H2C02Y Honeywell TDC2000 8A 1 IOM1 2
(4) 0-10 mA, (4) 0-30 ohm
Cu, 120 ohm Ni or
320 ohm Pt
H2C02Z Honeywell TDC2000 8A 1,3 IOM1 2
(4) 0-10 mA, (4) 1 Vdc or
+/- 1 V dc
H2D02A Honeywell TDC2000 8A 1,3 IOM1 2
(4) -10.5-71.419 or 0-100 or
+/-100 mV dc, (4) 5 V dc
H2D02B Honeywell TDC2000 8A 1,3 IOM1 2
(4) -10.5-71.419 or 0-100 or
+/-100 mV dc, (4) 40 V dc
H2D02C Honeywell TDC2000 8A 1,3 IOM1 2
(4) -10.5-71.419 or 0-100 or
+/-100 mV dc, (4) 4-20.4 mA
H2D02D Honeywell TDC2000 8A 1,3 IOM1 2
(4) -10.5-71.419 or 0-100 or
+/-100 mV dc, (4) 0-1 mA
H2D02E Honeywell TDC2000 8A 1,3 IOM1 2
(4) -10.5-71.419 or 0-100 or
+/-100 mV dc, (4) 0-10 mA
H2D02G Honeywell TDC2000 8A 1,3 IOM1 2
(4) -10.5-71.419 or 0-100 or
+/-100 mV dc, (4) 30ohm Cu,
120ohm Ni or 320ohm Pt
H2D02H Honeywell TDC2000 8A 1,3 IOM1 2
(4) -10.5-71.419 or 0-100 or
+/-100 mV dc, (4) 1 V dc or
+/- 1 V dc
H2J02A Honeywell TDC2000 8A 1,3 IOM1 2
(4) Ref RTD for TC, (4) 5 V dc
or +/- 5 V dc
283
B0700AG – Rev M Appendix C. FBM – ECB Cross Reference
SW
Type Signal Description In Out ECB# IOM# HWT Notes
H2J02B Honeywell TDC2000 8A 1,3 IOM1 2
(4) Ref RTD for TC,
(4) 40 V dc or +/- 40 V dc
H2J02C Honeywell TDC2000 8A 1 IOM1 2
(4) Ref RTD for TC,
(4) 4-20.4 mA
H2J02D Honeywell TDC2000 8A 1 IOM1 2
(4) Ref RTD for TC,
(4) 0-1 mA
H2J02E Honeywell TDC2000 8A 1 IOM1 2
(4) Ref RTD for TC,
(4) 0-10 mA
H2J02F Honeywell TDC2000 (4) Ref 8A 1,3 IOM1 2
RTD for TC,
(4) -10.5-71.419 or 0-100 or
+/-100 mV dc
H2J02G Honeywell TDC2000 (4) Ref 8A 1 IOM1 2
RTD for TC, (4) 0-30 ohm Cu,
120 ohm Ni or 320 ohm Pt
H2J02H Honeywell TDC2000 (4) Ref 8A 1,3 IOM1 2
RTD for TC, (4) 1 V dc or
+/- 1 V dc
H2M01A Honeywell TDC2000 5 V dc 8A 1,3 IOM1,3 2
or 1-5 V dc or +/- 5 V dc
H2M01B Honeywell TDC2000 4-20 8A 1 IOM1 2
mA
H2M01C Honeywell TDC2000 8A 1 IOM1 2
4-20 mA (powered)
H2M01D Honeywell TDC2000 8A 1 IOM1 2
4-20 mA
H2M02 Honeywell TDC2000 8A 1,3 IOM1 2
-10.5-71.419 or 0-100 or +/-
100 mV dc
H2M02A Honeywell TDC2000 5 V dc 8A 1,3 IOM1 2
or +/- 5 V dc
H2M02B Honeywell TDC2000 8A 1,3 IOM1 2
40 V dc or +/- 40 V dc
H2M02E Honeywell TDC2000 8A 1,3 IOM1 2
-10.5-71.419 or
0-100 or +/-100 mV dc (on
card cold junc sense)
H2M03 Honeywell TDC2000 8A 1,3 IOM1 3
(4) 0-30 ohm Cu, 120 ohm Ni
or 320 ohm Pt, (4) 5 V dc or
+/- 5 V dc
H2M03A Honeywell TDC2000 8A 1,3 IOM1 3
(4) 0-30 ohm Cu, 120 ohm Ni
or 320 ohm Pt, (4) 40 V dc or
+/- 40 V dc
H2M03B Honeywell TDC2000 8A 1 IOM1 3
(4) 0-30 ohm Cu, 120 ohm Ni
or 320 ohm Pt, (4) 4-20.4 mA
284
Appendix C. FBM – ECB Cross Reference B0700AG – Rev M
SW
Type Signal Description In Out ECB# IOM# HWT Notes
H2M03C Honeywell TDC2000 (4) 0-30 8A 1 IOM1 3
ohm Cu, 120 ohm Ni or 320
ohm Pt, (4) 0-1 mA
H2M03D Honeywell TDC2000 (4) 0-30 8A 1 IOM1 3
ohm Cu, 120 ohm Ni or 320
ohm Pt, (4) 0-10 mA
H2M03E Honeywell TDC2000 (4) 0-30 8A 1,3 IOM1 3
ohm Cu, 120 ohm Ni or 320
ohm Pt, (4) -10.5-71.419 or
0-100 or +/-100 mV dc
H2M03F Honeywell TDC2000 8A 1 IOM1 3
(8) 0-30 ohm Cu, 120 ohm Ni
or 320 ohm Pt
H2M03G Honeywell TDC2000 8A 1,3 IOM1 3
(4) 0-30 ohm Cu, 120 ohm Ni
or 320 ohm Pt Ref RTD for
TC, (4) 1 V dc or +/- 1 V dc
H2M04 Honeywell TDC2000 4A 1 IOM2 4
0-20.4 mA
H2M06 Honeywell TDC2000 24 V dc 4P 4 IOM4 6
or 48 V dc external pulse
H2M06A Honeywell TDC2000 4P 4 IOM4 6
125 V dc external pulse
H2M07 Honeywell TDC2000 5 V dc 16D 5 IOM5 7
(jumper input source or
power bus)
H2M07E Honeywell TDC2000 16D 5 IOM5 7
24 V dc (supplied at term.)
H2M09 Honeywell TDC2000 60 V dc 8D 5 IOM5 9
contact
H2M17 Honeywell TDC2000 4A 2A, 9,34, IOM9,34, 17 MDACT-
5 V dc in, 4D 36, 36, ECB34,
(2) 0-20.4 mA 52 52 MDPulse-
(4) 60 Vdc out ECB36,
PID ECB52
H2M24 Honeywell TDC2000 16D 5-8 IOM 24 SOE-ECB6,
125 V dc contact (external 5-8 pulse count-
power) ECB7,
ladder-ECB8
H2M26 Honeywell TDC2000 8D 5,8 IOM5,8 26 ladder-ECB8
125 V dc
285
B0700AG – Rev M Appendix C. FBM – ECB Cross Reference
SW
Type Signal Description In Out ECB# IOM# HWT Notes
H3M01 Honeywell TDC3000 16A 1,47 IOM01, 1,52 sw type is
0 to 5 V dc, 1 to 5 V dc, IOM54 42 before
4 to 20 mA 6.1.1
H3M03 Honeywell TDC3000 8A 3 IOM01 2
-10.5-+71.4 mV, 0-5 V, 0-100 mV,
thermoc, RTD
H3M06 Honeywell TDC3000 8P 4 IOM04 6 dual
pulse input FTAs FBM06s
H3M07 Honeywell TDC3000 32D 6 IOM05 7
digital input FTAs
H3M09 Honeywell TDC3000 16D 5 IOM05 9
digital output FTAs
H3M37 Honeywell TDC3000 analog out- 8A 53 IOM53 37
put FTAs 0 to 20.4 mA
286
Appendix C. FBM – ECB Cross Reference B0700AG – Rev M
287
B0700AG – Rev M Appendix C. FBM – ECB Cross Reference
288
Index
A
Absolute alarming 89
Alarm acknowledgement 103
Alarm flutter suppression
contact alarms 100
Alarm message regeneration
alarm status 97
Alarm suppression
analog alarms 97
Alarm types
absolute 89
block 75
deviation 91
mismatch 93
out of range 93
output 89
pretarget 90
process 75, 88
rate of change 94
sequence operational error 95
state change 95
trip 96
Alarms
Alarm Status (ALMSTA) 79, 81, 84, 87
indicators 76
messages 78
Application states
about 145
auto 145
auto/manual transitions 147
manual 146
semi-auto 146
B
Balun 240
Basic Processing Cycle (BPC) 61
BAUD2M parameter 175
Block
access 11
attributes 11
function types 14
sizes 12
Block alarming 75
Block initialization
289
B0700AG – Rev M Index
explicit 25, 26
PID blocks in manual state 30
Block parameters 12
editable parameters 14
Block states
bad state 40
define state 40
manual/auto states 42
shutdown state 39
Block status
events 47
indicators 46
Block Status (BLKSTA) 43
BPC
block algorithm schedules 145
overruns 151
processing order 150
C
Cable Balun 240
Cascade
operational description 27
standard configuration 31
CHAN parameter 175
Clamping 35
Communication Failure (COMMF) 122
Communications
peer-to-peer 8
Compound
access 4
attributes 3
functions 2
process alarming 3
rules 2
Compound parameters 6, 8
Compound phasing 68
Compound/block parameters 4
configurable 4
connectable 4
nonconnectable 6
Compound/block phasing 3
Compound/block relationship 1
Control block phasing 68
Control schemes
typical 174
D
Database security, (CFGOPT) 8
290
Index B0700AG – Rev M
Deviation alarming 91
Distributed 35
Distributed Control Interface blocks 35
Dynamic loading calculations
BP load 6
LODPER 7
LODPHS 7
LODSYN 7
station load 7
E
Equipment Control Block (ECB) phasing 68
Equipment Control Blocks 182
Error handling 34
External timing 9
F
Fail Safe (FAILSF) 123
Failsafe
events leading to 177
support 36
FBM types 181
FBM, ECB and I/O block interface diagrams 183, 194
Fieldbus application interface 167
Equipment Control Blocks (ECBs) 168
Fieldbus Modules (FBMs) 167
Flutter suppression 100
FoxCom 240, 241
I
INITC 46
Initialization coil 122
INITU 46
Input signal conditioning 71
Input/Output (I/O) blocks 69
Integrated control configurator 158
configuration target 161
editing modes 162
software processing 160
Intelligent Transmitter (IT) ECB 205
Internal timing 9
Invensys Global Customer Support xxi
L
Ladder diagram
constraints 126
construction 109
291
B0700AG – Rev M Index
M
Master TimeKeeper 9
Mismatch alarming 93
Module
Cable Balun 240
Monitor block 143
N
Nuisance alarm suppression 97
O
Object Manager
OM 46
Out of range alarming 93
Output alarming 89
Output signal conditioning 73
P
Peer-to-peer communications 8
PID hold constraint 37
PLB functions 106
Power Fail (POWERF) 123
Pretarget alarming 90
PRIBLK
cascade standard configuration 31
initial startup 28
security 30
set point behavior 30
transfer of control 29
Process alarming 75
Process connections 49
shared variables 49
292
Index B0700AG – Rev M
R
Rate of change alarming 94
Re-Alarm acknowledgement
realarm alarms 103
Re-Alarmed alarms
message time stamp 97
Redundant I/O blocks 70
Redundant Input block (AINR) 70
Redundant output block (AOUTR) 70
Resistance temperature detector, see RTD 219
RTD in FBM203 219
S
Scan Period 62
Scanning
scan overrun 64, 66
Secure/release mechanism 36
Security, database 8
Sequence block types 140
Sequence logic 139
Sequence operational error alarming 95
Sequence processing 150
Sequence states
about 148
active 149
active/inactive transitions 149
inactive 149
paused 149
tripped 149
Sequential control blocks 139
block states 144
Shadow parameters 8
Slave TimeKeeper 9
State change alarming 95
Station block
free memory variable 7
overrun variables 7
peer-to-peer connection 8
Station compound/block 6
Supervisory Enable
SE 46
293
B0700AG – Rev M Index
T
Time stamping 97
Time synchronization 8
Time-based alarm, 97
Timer block 144
Timer/counter structures 115
Timing
external 9
internal 9
Transition states
about 149
to_inactive 149
to_manual 149
to_paused 150
Trip alarming 96
W
Window ECBs 200
294
Index B0700AG – Rev M
295
Invensys
10900 Equity Drive
Houston, TX 77041
United States of America
http://www.invensys.com