PH4418 Physics in Industry - Semiconductors - Part5
PH4418 Physics in Industry - Semiconductors - Part5
Semiconductor Industry
Part 5
2
Learning Objectives
Opportunities of AI / Machine/ Deep Learning in Semiconductor Industry
• Introduction to Machine Learning Algorithms
• Understand the significance of machine learning workflow and deployment
• Introduction to applications in different functional domains
• Appreciate the challenges involved
3
Scope
Opportunities of AI / Machine/ Deep Learning in Semiconductor Industry
• Trends
• Overview of semiconductor industries – scope: Foundry and Fabless
• Distinguish between AI/ML/Deep learning
• Hype cycle- what it means to us
• Where to start
• Paint points, value proposition, biz case
• Types of data
• List some algorithms of machine learning and their applications
• Foundry applications
• Process
• PCM
• Yield
• Fabless applications
• Design
• Test
• FA
4
Artificial Intelligence
5
Automation Vs AI
6
Decision Consideration
Automation AI
Cost of slow decisions is not high Speed for decision is critical
Cost of wrong decisions is high Cost of wrong decisions is low
Data size is small, or at least not too Data size is too big for manual
big analysis or traditional algorithm
Ability to explain is critical Prediction accuracy is more
important
Regulatory requirements are less
7
Before you embark on any ML projects
? Pain-point
• Motivation
? Problem to Solve
• Capability
• Productivity
? Automation or ML
8
Opportunities of AI in our work
• Innovate
• Think out-of-the-box
• Leverage Cross-functional domain knowledge to discover unknown
relationships
9
History…
AlphaGo
Deep Blue
12
Semiconductor Driving Forces
13
Hype Cycle for AI , 2022
14
Approaches
Convolutional Generative
Auto-encoder (AE)
Neural Network Adversial Network
(CNN) (GAN)
[U. Batool, M. I. Shapiai, M. Tahir, Z. H. Ismail, N. J. Zakaria and A. Elfakharany, "A Systematic Review of Deep Learning for Silicon Wafer Defect Recognition," in IEEE Access, vol. 9, pp. 116572-
116593, 2021, doi: 10.1109/ACCESS.2021.3106171.]
Convolutional Neural Network
Fully connected
Feature extraction layer (Hidden
(Convolution and pooling) layer in ANN)
Image
Input Image Processing
Classification
21
2022
22
2022
23
2022
24
2010
25
2018
26
defective
bright bump
intact C4 bumps
a structural area
27
Initial Population
28
Fitness Evaluation: Elimination
29
Reproduction
30
Natural Selection
31
Selection Process Terminates:
Survival of the Fittest
32
Failing Die Test Shmoo
33
Pin Margin Analysis
* - pass
. - fail V - current setting
Timing Settings
Pin/Group Function 0ns 0.8ns/step 32ns
SIO scan .......*********V**********............. 1
SCLK clk ..******************V***********........ 2
BPI_BUS1 enable B1 ........V******......................... 3
BPI_BUS2 enable B2 .................****V**................
4
34
Multi-dimensional Problem
35
Better Test Margin = Larger Process Margin
36
Wider Test Margin
28 nm Process Technology
37
Industry 4.0
• Employ artificial intelligence technologies, data mining techniques, big data and deep learning
analysis to current industrial infrastructure
• Leverage IoT
• Develop innovations that are disruptive (to current workflows, practice)
Outcome
• Smart Manufacturing
• Flexible decision-making
• deliver higher performances
• at lower costs is something semiconductor companies are well
38
The Important Role of Machine
Learning in Strengthening
Manufacturing Line of Defense
ASTC 2022
39
Overview
• Introduction
• Big Data Unique to foundry
• Opportunities for Machines Learning
• Manufacturing Lines of Defense (LoD) Enhancement
• Pre-requisites
• Big data management (Cloud- Data Lake)
• Machine learning Applications
• Sort Wafermap classification
• ETest-to-Wafer yield prediction
• Virtual Metrology
Delivering Quality Manufacturing
Modules
CMP
Recipe
2020/04/21…
2020/04/21…
1
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
.
2020/04/21…
..
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
Fault Detection Control (FDC)
2020/04/21…
2020/04/21…
Trace data: Time-series (raw data)
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
what if sampling frequency is 4-10Hz ?
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
DEV Spin rotation speed
1 sample/s resolution (10k+ data points) – 1 wafer
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
2020/04/21…
FDC Big Data
100-1000s
Process Tools across 7 main modules
80-100s
Process Steps
2-30
recipes
20-30
Process parameters
1-10Hz
Trace Data
FDC Summary Data
1 2
• Statistical grouping
of data
• Critical information
could be lost
…
Mean …
… Control limit
Median …
…
Min …
…
Max …
… … … … … …
Scribe Line Electrical Test
reticle
Total # parameters/reticle:
>5000
Wafer:
All sites (500K-900K)
Wafer Acceptance Test (WAT)
Sampling:
9/17 sites (> 50k)
Package/
Inline system-
Process eTest Wafer-level
defect level
Tool (WAT) ATE
inspection ATE
FDC Parametric Wafer-level Unit-level
Defect data sort
sort
Metrology
Inline CD
Data Ingestation/
Standardization
ETest
SORT
Manufacturing Metrology Process FDC
Systems Database Inline CFM
Sort Wafer map Classification
49
Sort Map Classification
CenterPatch OffCenterPatch EdgePatch Curvature Donut
Traditional visual recognition approach performed by an experienced person can be expensive and time-consuming
still hard to classify when two or more patterns are mixed on the same map
Neural Network Learning
Approaches
Convolutional Generative
Auto-encoder (AE)
Neural Network Adversial Network
(CNN) (GAN)
[U. Batool, M. I. Shapiai, M. Tahir, Z. H. Ismail, N. J. Zakaria and A. Elfakharany, "A Systematic Review of Deep Learning for Silicon Wafer Defect Recognition," in IEEE Access, vol. 9, pp. 116572-
116593, 2021, doi: 10.1109/ACCESS.2021.3106171.]
Convolutional Neural Network
Fully connected
Feature extraction layer (Hidden
(Convolution and pooling) layer in ANN)
Image
Input Image Processing
Classification
[Byun, Y., , “Mixed pattern recognition methodology on wafer maps with pre-trained convolutional neural networks”, ICAART 2020, Volume 2, 2020, Pages 974-979]
Complexity
[[1] U. Batool, M. I. Shapiai, M. Tahir, Z. H. Ismail, N. J. Zakaria and A. Elfakharany, "A Systematic Review of Deep Learning for Silicon Wafer Defect Recognition," in IEEE Access, vol. 9, pp.
116572-116593, 2021, doi: 10.1109/ACCESS.2021.3106171.
[2] Byun, Y., , “Mixed pattern recognition methodology on wafer maps with pre-trained convolutional neural networks”, ICAART 2020, Volume 2, 2020, Pages 974-979]
ETest-to-Wafer yield prediction
LoD 4 to LoD 3
56
Yield Prediction
Predict
Actual
Median Yield (%)
Undesirable
Wafers
Modeling
Features = Parameters
Results (High Yield Wafers)
Yield (%)
97
96
95
94
93
Wafers
92
Delta =0 %
Results (High Yield Wafers)
Yield (%)
96
95
Delta =0.4 – 0.6 %
94
93
Wafers
Yield (%)
94
93
Wafers
Results (Low Yield Wafers)
Yield (%)
80
60
50
40
Wafers
Effect of Modeling
Complexity
LoD 2 to LoD 1
64
Optical Metrology
Process
Wafer Tools
Substrate >85% wafers not
measured
Critical Statistical
Dimension Process
measurement Control
Sampling
2/3 wafers
2/3 wafers
XGBoost
FDC Metrology Modeling
Results: Regression
Predicted CD
Actual CD Actual CD
Results: Statistics
Guessing Mean
Model
Results: Distribution
Guessing Mean
Model
1.5σ
Residuals
Complexity
Predicted
unmeasured
wfrs
(25 wfrs)
Conclusions