MP - Unit 6
MP - Unit 6
So when we observe dual core processor through lens of OS we will have quad core (4 cores).
Hyper threading does not double the number of cores physically it only doubles virtually.
OS will schedule the work load between these threads.
Each virtual core can be individually interrupted or directed.
This increases number of independent instructions in pipelining.
This makes the processor faster.
Advantage of hyper threading
1. Video Editing
2. Gaming
3. Heavy Software
Registers in Pentium
Four 32-bit registers (EAX, EBX, ECX,
EDX) (Extended)
Four 16-bit registers (AX, BX, CX, DX)
Eight 8-bit registers (AH, AL, BH, BL,
CH, CL, DH, DL)
ECX is used for count in loop instructions
Flag Register
All the previous flags i.e. 0 to 17 are same as that of 8085, 8086, 80386
AC – Alignment Check (1 if word or double word is addressed on non word or non double
word boundary)
VIF – Virtual Interrupt (Copy of Interrupt Flag)
VIP – Virtual Interrupt Pending. (Used in multitasking environments to provide virtual
interrupt flags)
ID – Identification (Supports CPUID- provide system with information about Pentium
microprocessor)
CPUID
CPUID stands for CPU Identification and is an instruction introduced by Intel starting with the
Pentium processor.
CPUID instruction is executed by placing specific values in the EAX register and then
invoking the CPUID instruction.
After executing the instruction, the information is returned in several registers: EAX, EBX,
ECX, and EDX.
Basic Processor Information (EAX = 0)
Processor Type and Features (EAX = 1)
EBX Contains the information about the CPU’s brand ID cache size, and other such identifiers.
ECX and EDX Feature flags, where each bit represents whether a specific feature is supported.
Required for - System Optimization, Compatibility Checking, Debugging and Diagnostics
Special Registers in Pentium
Control Registers: CR0, CR1, CR2, CR3, CR4 (Controls CPU operations like paging).
Debug Registers: DR0–DR7 (Used for hardware breakpoints in debugging).
Test Registers: TR6, TR7 (Obsolete, used in older Pentium processors).
Segment Registers: CS, DS, ES, SS, GS, FS (Handles memory segmentation).
Control Registers
CR0 to CR4 i.e. total 5 control
registers
Each of 32 bits
Pentium and further series gets
an additional control register
CR4
CR1 is reserved by intel
CR2 has page fault linear address
NW Not Write (If 1 then data cache is inhibited from cache write)
CD Cache Disable (If 1 cache will not fill with new data)
CR4 VME Virtual Mode Extension (support virtual interrupt flag in virtual
mode)
TSD Time-date Stamp Disable (1= Read from time stamp counter)