0% found this document useful (0 votes)
29 views

Rakesh

Uploaded by

ryonron9
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
29 views

Rakesh

Uploaded by

ryonron9
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

Rakesh Cherukuri

Hyderabad, Telangana rakeshcherukuri915@gmail.com +91 8919075668

OBJECTIVE Seeking a challenging career opportunity with an amazing organization as a respected team member by
contributing to its progress by putting my best efforts, skills and knowledge to use while ensuring growth in my
personal and professional career.

EDUCATION Rajiv Gandhi University of Knowledge Technologies Basar, Telangana • 2017 - 2021
Bachelor of Technology in Electronics and Communication
GPA: 7.77

Rajiv Gandhi University of Knowledge Technologies Basar, Telangana • 2015 – 2017


Pre-University Course in Mathematics, Physics and Chemistry
GPA: 9.18

Jan Peter Memorial School Yacharam, Telangana • 2015


Secondary Education
GPA: 9.8

PROJECTS AND Low Power and Fast Full Adder by Exploring new XOR and XNOR Gates
INTERNSHIPS Major B.Tech Project
The project is a VLSI project which involved in working with novel XOR and XNOR gates. The novel XOR and
XNOR circuits are highly optimized in terms of power consumption and delay. Based on these novel XOR -
XNOR circuits and XOR/XNOR circuits six new Hybrid Full Adders were designed. Each of the newly designed
circuits had their own merits in terms of speed, power consumption and Power Delay Product. The new designs
were simulated and their performance was tested using Cadence Virtuoso Environment and tools. The simulation
results, based on the 90nm CMOS process technology model, indicated that the new full adder designs have
superior speed and power against other full adder designs.

Summer Internship
Worked as a Summer Intern at Aedifico Tech Pvt. Ltd. Delhi remotely.

TECHNICAL Programming Skills


SKILLS Java, C, Python, HTML, CSS, Verilog VHDL
Software Tools
MATLAB, Xilinx ISE, Jupyter, MS Office
Operating Systems
Windows and Linux

COURSE WORK Programming in C, Python Programming, Java and Object-Oriented Programming, Computer Organisation and
Architecture, Network Analysis, Electrical Technology, Linear Algebra, Differential Equations, Digital
Electronics, Analog Electronics, Signals and Systems, Digital Signal Processing, Analog Communications, Digital
Communications, Probability Theory, Microprocessors and Interfacing, Internet of Things.

ACHIEVEMENTS • Stood first in our district and was among the top 1% scorers in the State Level Science Talent Search
Examination in 2012 organised by the Unified Council.
• Secured Top Rank for four years consecutively in both State and National level Science Talent Search
Examinations.
• Won first Prize in an Academic Quiz Competition conducted by our university.
• Was among the top 5% scorers in the Pre-University Course(2015 – 2017) of our university.

CERTIFICATIONS Career Edge Certification offered by TCS iON.

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy