Modelsim Tut
Modelsim Tut
This document contains information that is confidential and proprietary to Mentor Graphics Corporation, Siemens
Industry Software Inc., or their affiliates (collectively, "Siemens"). The original recipient of this document may
duplicate this document in whole or in part for internal business purposes only, provided that this entire notice
appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort
to prevent the unauthorized use and distribution of the confidential and proprietary information.
This document is for information and instruction purposes. Siemens reserves the right to make changes in
specifications and other information contained in this publication without prior notice, and the reader should, in all
cases, consult Siemens to determine whether any changes have been made.
The terms and conditions governing the sale and licensing of Siemens products are set forth in written agreements
between Siemens and its customers. End User License Agreement — You can print a copy of the End User
License Agreement from: mentor.com/eula.
No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give
rise to any liability of Siemens whatsoever.
SIEMENS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT
LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE,
AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY.
SIEMENS SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, CONSEQUENTIAL OR
PUNITIVE DAMAGES, LOST DATA OR PROFITS, EVEN IF SUCH DAMAGES WERE FORESEEABLE, ARISING
OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF SIEMENS
HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
LICENSE RIGHTS APPLICABLE TO THE U.S. GOVERNMENT: This document explains the capabilities of
commercial products that were developed exclusively at private expense. If the products are acquired directly or
indirectly for use by the U.S. Government, then the parties agree that the products and this document are
considered "Commercial Items" and "Commercial Computer Software" or "Computer Software Documentation," as
defined in 48 C.F.R. §2.101 and 48 C.F.R. §252.227-7014(a)(1) and (a)(5), as applicable. Software and this
document may only be used under the terms and conditions of the End User License Agreement referenced above
as required by 48 C.F.R. §12.212 and 48 C.F.R §227.7202. The U.S. Government will only have the rights set forth
in the End User License Agreement, which supersedes any conflicting terms or conditions in any government order
document, except for provisions which are contrary to applicable mandatory federal laws.
TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Siemens or
other parties. No one is permitted to use these Marks without the prior written consent of Siemens or the owner of
the Marks, as applicable. The use herein of third party Marks is not an attempt to indicate Siemens as a source of a
product, but is intended to indicate a product from, or associated with, a particular third party. A list of Siemens'
trademarks may be viewed at: www.plm.automation.siemens.com/global/en/legal/trademarks.html and
mentor.com/trademarks.
The registered trademark Linux® is used pursuant to a sublicense from LMI, the exclusive licensee of Linus
Torvalds, owner of the mark on a world-wide basis.
Chapter 1
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Before you Begin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Example Designs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Chapter 2
Conceptual Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Basic Simulation Flow. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Project Flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Multiple Library Flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Debugging Tools . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Chapter 3
Basic Simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Design Files for this Lesson. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Create the Working Design Library. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Compile the Design Units . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Load the Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Run the Simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Set Breakpoints and Step through the Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Lesson Wrap-Up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Chapter 4
Projects . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Design Files for this Lesson. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Project Work Flow. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Create a New Project . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Add Objects to the Project . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Changing Compile Order (VHDL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Compile the Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Load the Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Organizing Projects with Folders . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Adding Folders . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Moving Files to Folders . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Using Simulation Configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Lesson Wrap-Up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Chapter 5
Working With Multiple Libraries. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Design Files for this Lesson. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Creating the Resource Library . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Chapter 6
Analyzing Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Loading a Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Add Objects to the Wave Window . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Zooming the Waveform Display . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Using Cursors in the Wave Window . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Working with a Single Cursor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Working with Multiple Cursors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Lesson Wrap-Up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Chapter 7
Viewing And Initializing Memories . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Design Files for this Lesson. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Compile and Load the Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
View a Memory and its Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Navigate Within the Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Export Memory Data to a File . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Initialize a Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Interactive Debugging Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Lesson Wrap-Up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Chapter 8
Automating Simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Creating a Simple DO File. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Running in Command-Line Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
Using Tcl with the Simulator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
Lesson Wrap-Up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Index
End-User License Agreement
with EDA Software Supplemental Terms
The ModelSim Tutorial provides lessons for gaining a basic understanding of how to simulate
your design. It includes step-by-step instruction on the basics of simulation - from creating a
working library, compiling your design, and loading the simulator to running the simulation and
debugging your results.
Before you Begin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Introduction
Before you Begin
Example Designs
ModelSim comes with Verilog and VHDL versions of the designs used in most of these lessons.
This allows you to do the tutorial regardless of which license type you have. Though we have
tried to minimize the differences between the Verilog and VHDL versions, we could not do so
in all cases. In cases where the designs differ (for example, line numbers or syntax), you will
find language-specific instructions. Follow the instructions that are appropriate for the language
you use.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Chapter 2
Conceptual Overview
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Conceptual Overview
Project Flow
After creating the working library, you compile your design units into it. The ModelSim
library format is compatible across all supported platforms. You can simulate your
design on any platform without having to recompile your design.
• Loading the Simulator with Your Design and Running the Simulation
With the design compiled, you load the simulator with your design by invoking the
simulator on a top-level module (Verilog) or a configuration or entity/architecture pair
(VHDL).
Assuming the design loads successfully, the simulation time is set to zero, and you enter
a run command to begin simulation.
• Debugging Your Results
If you do not get the results you expect, you can use the ModelSim debugging
environment to track down the cause of the problem.
Project Flow
A project is a collection mechanism for an HDL design under specification or test. Even though
you do not have to use projects in ModelSim, they may ease interaction with the tool and are
useful for organizing files and specifying simulation settings.
The following diagram shows the basic steps for simulating a design within a ModelSim
project.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Conceptual Overview
Multiple Library Flow
As you can see, the flow is similar to the basic simulation flow. However, there are two
important differences:
• You do not have to create a working library in the project flow; it is done for you
automatically.
• Projects are persistent. In other words, they will open every time you invoke ModelSim
unless you specifically close them.
The diagram below shows the basic steps for simulating with multiple libraries.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Conceptual Overview
Debugging Tools
You can also link to resource libraries from within a project. If you are using a project, you
would replace the first step above with these two steps: create the project and add the test bench
to the project.
Debugging Tools
ModelSim offers numerous tools for debugging and analyzing your design.
Several of these tools are covered in subsequent lessons, including:
• Using projects
• Working with multiple libraries
• Setting breakpoints and stepping through the source code
• Viewing waveforms and measuring time
• Viewing and initializing memories
• Creating stimulus with the Waveform Editor
• Automating simulation
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Chapter 3
Basic Simulation
In this lesson you will guide you through the basic simulation flow.
Design Files for this Lesson. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Create the Working Design Library . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Compile the Design Units . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Load the Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Run the Simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Set Breakpoints and Step through the Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Lesson Wrap-Up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
This lesson uses the Verilog files counter.v and tcounter.v. If you have a VHDL license, use
counter.vhd and tcounter.vhd instead. Or, if you have a mixed license, feel free to use the
Verilog test bench with the VHDL counter or vice versa.
Design Libraries, Verilog and SystemVerilog Simulation, and VHDL Simulation in the User’s
Manual.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Basic Simulation
Create the Working Design Library
Procedure
1. Create a new directory and copy the design files for this lesson into it.
Start by creating a new directory for this exercise (in case other users will be working
with these lessons).
Verilog: Copy counter.v and tcounter.v files from /<install_dir>/examples/tutorials/
verilog/basicSimulation to the new directory.
VHDL: Copy counter.vhd and tcounter.vhd files from /<install_dir>/examples/
tutorials/vhdl/basicSimulation to the new directory.
2. Start ModelSim if necessary.
a. Type vsim at a UNIX shell prompt or use the ModelSim icon in Windows.
Upon opening ModelSim for the first time, you will see the Welcome to ModelSim
dialog box. Click Close.
b. Select File > Change Directory and change to the directory you created in step 1.
3. Create the working library.
a. Select File > New > Library.
This opens a dialog box where you specify physical and logical names for the library
(Figure 3-1). You can create a new library or map to an existing library. We will be
doing the former.
Figure 3-1. The Create a New Library Dialog Box
b. Type work in the Library Name field (if it is not already entered automatically).
c. Click OK.
ModelSim creates a directory called work and writes a specially-formatted file
named _info into that directory. The _info file must remain in the directory to
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Basic Simulation
Compile the Design Units
distinguish it as a ModelSim library. Do not edit the folder contents from your
operating system; all changes should be made from within ModelSim.
ModelSim also adds the library to the Library window (Figure 3-2) and records the
library mapping for future reference in the ModelSim initialization file
(modelsim.ini).
Figure 3-2. work Library Added to the Library Window
4. When you pressed OK in step 3c above, the following was printed to the Transcript
window:
vlib work
vmap work work
These two lines are the command-line equivalents of the menu selections you made.
Many command-line equivalents will echo their menu-driven functions in this fashion.
Procedure
1. Compile counter.v and tcounter.v.
a. Select Compile > Compile. This opens the Compile Source Files dialog box
(Figure 3-3).
If the Compile menu option is not available, you probably have a project open. If so,
close the project by making the Library window active and selecting File > Close
from the menus.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Basic Simulation
Compile the Design Units
b. Select both counter.v and tcounter.v modules from the Compile Source Files dialog
box and click Compile. The files are compiled into the work library.
c. When compile is finished, click Done.
Figure 3-3. Compile Source Files Dialog Box
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Basic Simulation
Load the Design
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Basic Simulation
Load the Design
When the design is loaded, a Structure window opens (labeled sim). This window
displays the hierarchical structure of the design as shown in Figure 3-6. You can
navigate within the design hierarchy in the Structure (sim) window by clicking on
any line with a ’+’ (expand) or ’-’ (contract) icon.
Figure 3-6. The Design Hierarchy
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Basic Simulation
Run the Simulation
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Basic Simulation
Run the Simulation
The simulation runs for 100 ns (the default simulation length) and waves are drawn
in the Wave window.
b. Enter run 500 at the VSIM> prompt in the Transcript window.
The simulation advances another 500 ns for a total of 600 ns (Figure 3-9).
Figure 3-9. Waves Drawn in Wave Window
c. Click the Run -All icon on the Main or Wave window toolbar.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Basic Simulation
Set Breakpoints and Step through the Source
The simulation continues running until you execute a break command or it hits a
statement in your code (ie., a Verilog $stop statement) that halts the simulation.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Basic Simulation
Set Breakpoints and Step through the Source
d. Click in the line number column next to line number 36 again to re-create the
breakpoint.
4. Restart the simulation.
a. Click the Restart icon to reload the design elements and reset the simulation time to
zero.
The Restart dialog box that appears gives you options on what to retain during the
restart (Figure 3-11).
Figure 3-11. Setting Restart Functions
The simulation runs until the breakpoint is hit. When the simulation hits the
breakpoint, it stops running, highlights the line with a blue arrow in the Source view
(Figure 3-12), and issues a Break message in the Transcript window.
Figure 3-12. Blue Arrow Indicates Where Simulation Stopped.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Basic Simulation
Set Breakpoints and Step through the Source
When a breakpoint is reached, typically you want to know one or more signal values.
You have several options for checking values:
o Look at the values shown in the Objects window (Figure 3-13).
Figure 3-13. Values Shown in Objects Window
o Set your mouse pointer over a variable in the Source window and a yellow box
will appear with the variable name and the value of that variable at the time of
the selected cursor in the Wave window (Figure 3-14).
Figure 3-14. Hover Mouse Over Variable to Show Value
o use the examine command at the VSIM> prompt to output a variable value to the
Transcript window (that is, examine count)
5. Try out the step commands.
a. Click the Step Into icon on the Step toolbar.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Basic Simulation
Lesson Wrap-Up
Lesson Wrap-Up
This concludes this lesson. Before continuing we need to end the current simulation.
1. Select Simulate > End Simulation.
2. Click Yes when prompted to confirm that you wish to quit simulating.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Chapter 4
Projects
This lesson uses the Verilog files tcounter.v and counter.v. If you have a VHDL license, use
tcounter.vhd and counter.vhd instead.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Projects
Project Work Flow
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Projects
Add Objects to the Project
e. Click OK.
Figure 4-1. Create Project Dialog Box - Project Lab
Procedure
Add two existing files.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Projects
Add Objects to the Project
This opens the Add file to Project dialog box (Figure 4-3). This dialog box lets you
browse to find files, specify the file type, specify a folder to which the file will be
added, and identify whether to leave the file in its current location or to copy it to the
project directory.
Figure 4-3. Add file to Project Dialog Box
b. Click the Browse button for the File Name field. This opens the “Select files to add
to project” dialog box and displays the contents of the current directory.
c. Verilog: Select counter.v and tcounter.v and click Open.
VHDL: Select counter.vhd and tcounter.vhd and click Open.
This closes the “Select files to add to project” dialog box and displays the selected
files in the “Add file to Project” dialog box (Figure 4-3).
d. Click OK to add the files to the project.
e. Click Close to dismiss the Add items to the Project dialog box.
You should now see two files listed in the Project window (Figure 4-4). Question-
mark icons in the Status column indicate that the file has not been compiled or that
the source file has changed since the last successful compile. The other columns
identify file type (for example, Verilog or VHDL), compilation order, and modified
date.
Figure 4-4. Newly Added Project Files Display a ’?’ for Status
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Projects
Changing Compile Order (VHDL)
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Projects
Compile the Design
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Projects
Load the Design
Procedure
1. Load the test_counter design unit.
a. Double-click the test_counter design unit.
The Structure (sim) window appears as part of the tab group with the Library and Project
windows (Figure 4-7).
Figure 4-7. Structure(sim) window for a Loaded Design
At this point you would typically run the simulation and analyze or debug your design
like you did in the previous lesson. For now, you will continue working with the project.
However, first you need to end the simulation that started when you loaded test_counter.
2. End the simulation.
a. Select Simulate > End Simulation.
b. Click Yes.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Projects
Organizing Projects with Folders
Adding Folders . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Moving Files to Folders . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Adding Folders
As shown previously, the Add items to the Project dialog box has an option for adding folders.
If you have already closed that dialog box, you can use a menu command to add a folder.
Procedure
1. Add a new folder.
a. Right-click in the Projects window and select Add to Project > Folder.
b. Type Design Files in the Folder Name field (Figure 4-8).
Figure 4-8. Adding New Folder to Project
c. Click OK.
The new Design Files folder is displayed in the Project window (Figure 4-9).
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Projects
Adding Folders
2. Add a sub-folder.
a. Right-click anywhere in the Project window and select Add to Project > Folder.
b. Type HDL in the Folder Name field (Figure 4-10).
Figure 4-10. Creating Subfolder
c. Click the Folder Location drop-down arrow and select Design Files.
d. Click OK.
A ’+’ icon appears next to the Design Files folder in the Project window
(Figure 4-11).
Figure 4-11. A folder with a Sub-folder
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Projects
Moving Files to Folders
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Projects
Using Simulation Configurations
The configuration is then listed in the Project window and you can double-click it to load
tcounter.v along with its options.
Procedure
1. Create a new Simulation Configuration.
a. Right-click in the Project window and select Add to Project > Simulation
Configuration from the popup menu.
This opens the Add Simulation Configuration dialog box (Figure 4-13). The tabs in
this dialog box present several simulation options. You may want to explore the tabs
to see what is available. You can consult the ModelSim User’s Manual to get a
description of each option.
Figure 4-13. Simulation Configuration Dialog Box
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Projects
Lesson Wrap-Up
f. For Verilog, click the Verilog tab and check Enable hazard checking (-hazards).
g. Click Save.
The files tcounter.v and counter.v show question mark icons in the status column
because they have changed location since they were last compiled and need to be
recompiled.
h. Select one of the files, tcounter.v or counter.v.
i. Select Compile > Compile All.
The Project window now shows a Simulation Configuration named counter in the
HDL folder (Figure 4-14).
Figure 4-14. A Simulation Configuration in the Project window
Lesson Wrap-Up
This concludes this lesson. Before continuing you need to end the current simulation and close
the current project.
1. Select Simulate > End Simulation. Click Yes.
2. In the Project window, right-click and select Close Project.
If you do not close the project, it will open automatically the next time you start
ModelSim.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Chapter 5
Working With Multiple Libraries
In this lesson you will practice working with multiple libraries. You might have multiple
libraries to organize your design, to access IP from a third-party source, or to share common
parts between simulations.
You will start the lesson by creating a resource library that contains the counter design unit.
Next, you will create a project and compile the test bench into it. Finally, you will link to the
library containing the counter and then run the simulation.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Working With Multiple Libraries
Creating the Resource Library
Procedure
1. Create a directory for the resource library.
Create a new directory called resource_library. Copy counter.v from <install_dir>/
examples/tutorials/verilog/libraries to the new directory.
2. Create a directory for the test bench.
Create a new directory called testbench that will hold the test bench and project files.
Copy tcounter.v from <install_dir>/examples/tutorials/verilog/libraries to the new
directory.
You are creating two directories in this lesson to mimic the situation where you receive
a resource library from a third-party. As noted earlier, we will link to the resource library
in the first directory later in the lesson.
3. Start ModelSim and change to the resource_library directory.
If you just finished the previous lesson, ModelSim should already be running. If not,
start ModelSim.
a. Type vsim at a UNIX shell prompt or use the ModelSim icon in Windows.
If the Welcome to ModelSim dialog box appears, click Close.
b. Select File > Change Directory and change to the resource_library directory you
created in step 1.
4. Create the resource library.
a. Select File > New > Library.
b. Type parts_lib in the Library Name field (Figure 5-1).
Figure 5-1. Creating New Resource Library
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Working With Multiple Libraries
Creating the Resource Library
b. Select the parts_lib library from the Library list (Figure 5-2).
Figure 5-2. Compiling into the Resource Library
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Working With Multiple Libraries
Creating the Project
a. Select File > Change Directory and change to the testbench directory you created
in step 2.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Working With Multiple Libraries
Loading Without Linking Libraries
Verilog. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Load the Verilog Test Bench . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
VHDL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Load the VHDL Test Bench . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Working With Multiple Libraries
Verilog
Verilog
The following procedure is for those working with Verilog designs.
Load the Verilog Test Bench. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
a. In the Library window, click the ’+’ icon next to the work library and double-click
test_counter.
The Transcript reports an error (Figure 5-3). When you see a message that contains
text like "Error: (vsim-3033)", you can view more detail by using the verror
command.
Figure 5-3. Verilog Simulation Error Reported in Transcript
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Working With Multiple Libraries
VHDL
VHDL
The following procedure is for those working with VHDL designs.
Load the VHDL Test Bench . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Working With Multiple Libraries
Linking to the Resource Library
b. Click the ’+’ icon next to the work library and select test_counter.
c. Click the Libraries tab.
d. Click the Add button next to the Search Libraries field and browse to parts_lib in the
resource_library directory you created earlier in the lesson.
e. Click OK.
The dialog box should have parts_lib listed in the Search Libraries field
(Figure 5-5).
f. Click OK.
The design loads without errors.
Figure 5-5. Specifying a Search Library in the Simulate Dialog Box
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Working With Multiple Libraries
Permanently Mapping VHDL Resource Libraries
Lesson Wrap-Up
This concludes this lesson. Before continuing we need to end the current simulation and close
the project.
1. Select Simulate > End Simulation.
2. Click Yes.
3. Select the Project window to make it active.
4. Select File > Close Project. Click OK.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Working With Multiple Libraries
Lesson Wrap-Up
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Chapter 6
Analyzing Waveforms
The Wave window allows you to view the results of your simulation as HDL waveforms and
their values.
The Wave window is divided into a number of panes (Figure 6-1). You can resize the
pathnames pane, the values pane, and the waveform pane by clicking and dragging the bar
between any two panes.
Loading a Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Add Objects to the Wave Window . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Zooming the Waveform Display. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Using Cursors in the Wave Window . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Lesson Wrap-Up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Analyzing Waveforms
Loading a Design
Loading a Design
For the examples in this exercise, we will use the design simulated in the Basic Simulation
lesson.
Procedure
1. If you just finished a different lesson, ModelSim should already be running. If not, start
ModelSim.
a. Type vsim at a UNIX shell prompt or use the ModelSim icon in Windows.
If the Welcome to ModelSim dialog box appears, click Close.
2. Load the design.
a. Select File > Change Directory and open the directory you created in the “Basic
Simulation” lesson.
The work library should already exist.
b. Click the ’+’ icon next to the work library and double-click test_counter.
ModelSim loads the design and opens a Structure (sim) window.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Analyzing Waveforms
Zooming the Waveform Display
The Wave window becomes a standalone, undocked window. Resize the window as
needed.
3. Add objects using drag-and-drop.
You can drag an object to the Wave window from many other windows (for example,
Structure, Objects, and Locals).
a. In the Wave window, select Edit > Select All and then Edit > Delete.
b. Drag an instance from the Structure (sim) window to the Wave window.
ModelSim adds the objects for that instance to the Wave window.
c. Drag a signal from the Objects window to the Wave window.
d. In the Wave window, select Edit > Select All and then Edit > Delete.
4. Add objects using the add wave command.
a. Type the following at the VSIM> prompt.
add wave *
a. In the waveform display, click and drag down and to the right.
You should see blue vertical lines and numbers defining an area to zoom in
(Figure 6-2).
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Analyzing Waveforms
Zooming the Waveform Display
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Analyzing Waveforms
Using Cursors in the Wave Window
First, dock the Wave window in the Main window by clicking the dock icon.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Analyzing Waveforms
Working with a Single Cursor
The signal values change as you move the cursor. This is perhaps the easiest way to
examine the value of a signal at a particular time.
d. In the waveform pane, position the mouse pointer over the cursor line. When the
pointer changes to a two-headed arrow (Figure 6-3), click and hold the left mouse
button to select the cursor. Drag the cursor to the right of a transition.
The cursor snaps to the nearest transition to the left when you release the mouse
button. Cursors snap to a waveform edge when you drag a cursor to within ten pixels
of an edge. You can set the snap distance in the Window Preferences dialog box
(select Tools > Window Preferences).
e. In the cursor timeline pane, select the yellow timeline indicator box then drag the
cursor to the right of a transition (Figure 6-3).
The cursor does not snap to a transition when you drag in the timeline pane.
2. Rename the cursor.
a. Right-click Cursor 1 in the cursor pane, then select and delete the text.
b. Type A and press Enter.
The cursor name changes to A (Figure 6-4).
Figure 6-4. Renaming a Cursor
b. Click the Find Next Transition icon on the Wave window toolbar.
The cursor jumps to the next transition on the selected signal.
c. Click the Find Previous Transition icon on the Wave window toolbar.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Analyzing Waveforms
Working with Multiple Cursors
b. Right-click the name of the new cursor and delete the text.
c. Type B and press Enter.
d. Drag cursor B and watch the interval measurement change dynamically (Figure 6-5).
Figure 6-5. Interval Measurement Between Two Cursors
2. Lock cursor B.
a. Right-click the yellow time indicator box associated with cursor B (at 56 ns).
b. Select Lock B from the popup menu.
The cursor color changes to red and you can no longer drag the cursor (Figure 6-6).
Figure 6-6. A Locked Cursor in the Wave Window
3. Delete cursor B.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Analyzing Waveforms
Lesson Wrap-Up
Lesson Wrap-Up
This concludes this lesson. Before continuing you need to end the current simulation.
1. Select Simulate > End Simulation. Click Yes.
Related Topics
Wave Window [ModelSim GUI Reference Manual]
Recording Simulation Results With Datasets [ModelSim User's Manual]
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Chapter 7
Viewing And Initializing Memories
In this lesson you will learn how to view and initialize memories.
ModelSim defines and lists any of the following as memories:
Verilog – <install_dir>/examples/tutorials/verilog/memory
VHDL – <install_dir>/examples/tutorials/vhdl/memory
This lesson uses the Verilog version for the exercises. If you have a VHDL license, use the
VHDL version instead.
For further information, refer to Memory List Window in the GUI Reference Manual, and the
mem display, mem load, mem save, and radix commands.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Viewing And Initializing Memories
View a Memory and its Contents
Procedure
1. Create a new directory and copy the tutorial files into it.
Start by creating a new directory for this exercise (in case other users will be working
with these lessons). Create the directory and copy all files from <install_dir>/examples/
tutorials/verilog/memory to the new directory.
If you have a VHDL license, copy the files in <install_dir>/examples/tutorials/vhdl/
memory instead.
2. Start ModelSim and change to the exercise directory.
If you just finished a different lesson, ModelSim should already be running. If not, start
ModelSim.
a. Type vsim at a UNIX shell prompt or use the ModelSim icon in Windows.
If the Welcome to ModelSim dialog box appears, click Close.
b. Select File > Change Directory and change to the directory you created in step 1.
3. Create the working library and compile the design.
a. Type vlib work at the ModelSim> prompt.
b. Verilog:
Type vlog *.v at the ModelSim> prompt to compile all verilog files in the design.
VHDL:
Type vcom -93 sp_syn_ram.vhd dp_syn_ram.vhd ram_tb.vhd at the ModelSim>
prompt.
4. Load the design.
a. On the Library tab of the Main window Workspace, click the "+" icon next to the
work library.
b. Double-click the ram_tb design unit to load the design.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Viewing And Initializing Memories
View a Memory and its Contents
If you are using the VHDL example design, the data is all zeros (Figure 7-3).
Figure 7-3. VHDL Memory Data Window
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Viewing And Initializing Memories
View a Memory and its Contents
A Source window opens showing the source code for the ram_tb file at the point
where the simulation stopped.
VHDL: In the Transcript window, you will see NUMERIC_STD warnings that can be
ignored and an assertion failure that is functioning to stop the simulation. The simulation
itself has not failed.
a. Click the Memory ...spram1/mem tab to bring that Memory data window to the
foreground. The Verilog data fields are shown in Figure 7-4.
Figure 7-4. Verilog Data After Running Simulation
3. Change the address radix and the number of words per line for instance /ram_tb/spram1/
mem.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Viewing And Initializing Memories
View a Memory and its Contents
a. Right-click anywhere in the spram1 Memory Data window and select Properties.
b. The Properties dialog box opens (Figure 7-6).
Figure 7-6. Changing the Address Radix
c. For the Address Radix, select Decimal. This changes the radix for the addresses
only.
d. Change the Data Radix to Symbolic.
e. Select Words per line and type 1 in the field.
f. Click OK.
You can see the Verilog results of the settings in Figure 7-7 and the VHDL results in
Figure 7-8. If the figure does not match what you have in your ModelSim session, check
to make sure you set the Address Radix rather than the Data Radix. Data Radix should
still be set to Symbolic, the default.
Figure 7-7. New Address Radix and Line Length (Verilog
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Viewing And Initializing Memories
Navigate Within the Memory
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Viewing And Initializing Memories
Export Memory Data to a File
b. Verilog: Type 11111010 in the Find Data field and click Find Next.
VHDL: Type 250 in the Find Data field and click Find Next.
The data scrolls to the first occurrence of that address. Click Find Next a few more
times to search through the list.
c. Click Close to close the dialog box.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Viewing And Initializing Memories
Export Memory Data to a File
Procedure
1. Export a memory pattern from the /ram_tb/spram1/mem instance to a file.
a. Make sure /ram_tb/spram1/mem is open and selected.
b. Select File > Export > Memory Data to bring up the Export Memory dialog box
(Figure 7-12).
Figure 7-12. Export Memory Dialog Box
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Viewing And Initializing Memories
Initialize a Memory
Initialize a Memory
In ModelSim, it is possible to initialize a memory using one of three methods: from an exported
memory file, from a fill pattern, or from both.
First, you will initialize a memory from a file only. You will use the one you exported
previously, data_mem.mem.
Procedure
1. View instance /ram_tb/spram3/mem.
a. Double-click the /ram_tb/spram3/mem instance in the Memory List window.
This will open a new Memory Data window to display the contents of /ram_tb/
spram3/mem. Familiarize yourself with the contents so you can identify changes
once the initialization is complete.
b. Right-click and select Properties to bring up the Properties dialog box.
c. Change the Address Radix to Decimal, Data Radix to Binary, Words per Line to 1,
and click OK.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Viewing And Initializing Memories
Initialize a Memory
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Viewing And Initializing Memories
Initialize a Memory
In this next step, you will experiment with importing from both a file and a fill pattern.
You will initialize spram3 with the 250 addresses of data you exported previously into
the relocatable file reloc.mem. You will also initialize 50 additional address entries with
a fill pattern.
3. Import the /ram_tb/spram3/mem instance with a relocatable memory pattern
(reloc.mem) and a fill pattern.
a. Right-click in the data column of spram3 and select Import Data Patterns to bring
up the Import Memory dialog box.
b. For Load Type, select Both File and Data.
c. For Address Range, select Addresses and enter 0 as the Start address and 300 as the
End address.
This means that you will be loading the file from 0 to 300. However, the reloc.mem
file contains only 251 addresses of data. Addresses 251 to 300 will be loaded with
the fill data you specify next.
d. For File Load, select the MTI File Format and enter reloc.mem in the Filename
field.
e. For Data Load, select a Fill Type of Increment.
f. In the Fill Data field, set the seed value of 0 for the incrementing data.
g. Click OK.
h. View the data near address 250 by double-clicking on any address in the Address
column and entering 250.
You can see the specified range of addresses overwritten with the new data. Also, you
can see the incrementing data beginning at address 251 (Figure 7-15).
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Viewing And Initializing Memories
Interactive Debugging Commands
Now, before you leave this section, go ahead and clear the memory instances already
being viewed.
4. Right-click in one of the Memory Data windows and select Close All.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Viewing And Initializing Memories
Interactive Debugging Commands
b. Select Addresses and enter the start address as 0x00000006 and the end address as
0x00000009. The "0x" hex notation is optional.
c. Select Random as the Fill Type.
d. Enter 0 as the Fill Data, setting the seed for the Random pattern.
e. Click OK.
The data in the specified range are replaced with a generated random fill pattern
(Figure 7-18).
Figure 7-18. Random Content Generated for a Range of Addresses
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Viewing And Initializing Memories
Interactive Debugging Commands
e. Click OK.
The data in the address locations change to the values you entered (Figure 7-21).
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Viewing And Initializing Memories
Lesson Wrap-Up
Lesson Wrap-Up
This concludes this lesson. Before continuing you need to end the current simulation.
1. Select Simulate > End Simulation. Click Yes.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Viewing And Initializing Memories
Lesson Wrap-Up
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Chapter 8
Automating Simulation
Aside from executing a couple of pre-existing DO files, the previous lessons focused on using
ModelSim in interactive mode: executing single commands, one after another, through the GUI
menus or Main window command line. In situations where you have repetitive tasks to
complete, you can increase your productivity with DO files.
DO files are scripts that allow you to execute many commands at once. The scripts can be as
simple as a series of ModelSim commands with associated arguments, or they can be full-blown
Tcl programs with variables, conditional execution, and so forth. You can execute DO files
from within the GUI or you can run them from the system command prompt without ever
invoking the GUI.
Note
This lesson assumes that you have added the <install_dir>/<platform> directory to your
PATH. If you did not, you will need to specify full paths to the tools (that is, vlib, vmap,
vlog, vcom, and vsim) that are used in the lesson.
Procedure
1. Change to the directory you created in the “Basic Simulation” lesson.
2. Create a DO file that will add signals to the Wave window, force signals, and run the
simulation.
a. Select File > New > Source > Do to create a new DO file.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Automating Simulation
Running in Command-Line Mode
5. When you are done with this exercise, select File > Quit to quit ModelSim.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Automating Simulation
Running in Command-Line Mode
Procedure
1. Create a new directory and copy the tutorial files into it.
Start by creating a new directory for this exercise. Create the directory and copy the
following files into it:
• /<install_dir>/examples/tutorials/verilog/automation/counter.v
• /<install_dir>/examples/tutorials/verilog/automation/stim.do
This lesson uses the Verilog file counter.v. If you have a VHDL license, use the
counter.vhd and stim.do files in the /<install_dir>/examples/tutorials/vhdl/automation
directory instead.
2. Create a new design library and compile the source file.
Again, enter these commands at a DOS/ UNIX prompt in the new directory you created
in step 1.
a. Type vlib work at the DOS/ UNIX prompt.
b. For Verilog, type vlog counter.v at the DOS/ UNIX prompt. For VHDL, type vcom
counter.vhd.
3. Create a DO file.
a. Open a text editor.
b. Type the following lines into a new file:
# list all signals in decimal format
add list -decimal *
# read in stimulus
do stim.do
# output results
write list counter.lst
c. Save the file with the name sim.do and place it in the current directory.
4. Run the command line mode simulation.
a. Enter the following command at the DOS/UNIX prompt:
vsim -c -do sim.do counter -wlf counter.wlf
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Automating Simulation
Running in Command-Line Mode
The -c argument instructs ModelSim not to invoke the GUI. The -wlf argument
saves the simulation results in a WLF file. This allows you to view the simulation
results in the GUI for debugging purposes.
5. View the list output.
a. Open counter.lst and view the simulation results. Output produced by the Verilog
version of the design should look like Figure 8-2:
Figure 8-2. Output of the Counter
The output may appear slightly different if you used the VHDL version.
6. View the results in the GUI.
Since you saved the simulation results, you can view them in the GUI by invoking
VSIM with the -view argument.
Note
Make sure your PATH environment variable is set with the current version of
ModelSim at the front of the string.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Automating Simulation
Using Tcl with the Simulator
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Automating Simulation
Lesson Wrap-Up
Lesson Wrap-Up
This concludes this lesson.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Automating Simulation
Lesson Wrap-Up
Related Topics
Tcl and DO Files in the User’s Manual.
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Automating Simulation
Lesson Wrap-Up
Note - Viewing PDF files within a web browser causes some links not to function. Use HTML for full navigation.
Index
initializing, 65
Index
mentor.com/eula