Mca 101 Computer Organisation and Architecture 2012
Mca 101 Computer Organisation and Architecture 2012
com
Name : ……………………………………………………………
Roll No. : ……………………………………………..…………..
Invigilator’s Signature : ………………………………………..
CS/MCA/SEM-1/MCA-101/2012-13
2012
COMPUTER ORGANISATION AND
ARCHITECTURE
Time Allotted : 3 Hours Full Marks : 70
GROUP – A
( Multiple Choice Type Questions )
1. Choose the correct alternatives for the following : 10 × 1 = 10
i) 'Cycle Stealing' is associated with
a) Data transfer among registers
b) DMA
c) Pipelining
d) Microprogramming.
ii) The largest integer that can be represented in signed @'s
complement representation using n bits is
a) 2n – 1 b) 2n
c) 2n"1 d) 2n " 1.
iii) Using an additional NOT
! gate, a JK flip-flop can be
converted into
! !
a) T flip-flop b) RS flip-flop
c) Master Slave flip-flop d) D flip-flop.
1067 2
CS/MCA/SEM-1/MCA-101/2012-13
GROUP – B
( Short Answer Type Questions )
Answer any three of the following. 3 × 5 = 15
2. a) Why NAND gate called universal logic gate ? 2
b) Write the differences of 1's complement and 2's
complement representations of the binary number
system. 3
3. Convert a JK flip-flop into a D flip-flop. 5
4. Verify the de Morgan' theorem by means of truth table. 5
5. Why Grey code is called self-reflective code and Excess-3
code is called self-complementing code ? What are the
problems with Grey code ? 5
6. Construct a 5 × 32 decoder with the help of 2 × 4 decoders. 5
GROUP – C
( Long Answer Type Questions )
Answer any three of the following. 3 × 15 = 45
7. a) Write an algebric function for the given function and
simplify algebraically F (X, Y, Z) = " ( 0, 1,4, 5 )
l l l l
b) Simplify algebraically [ X (Y + Z ) ( X + Y + Z ) ] .
c) Design a combinational circuit that can convert a BCD
!
code to it's equivalent Grey code.
d) Design a block ! diagram of a 4 – bit adder/subtractor
circuit. 3+3+3+6
8. a) Write down the advantage and disadvantage of
Karnaugh map ? Why does 11 comes before 10 in
Karnaugh map ?
b) How many input line(s) must be present in a
demultiplexer that has 32 possible output lines ?
c) Why is gated D latched called "transparent" latch ?
d) Construct a one bit BCD adder using two 4 — bit Binary
adder and an additional external circuit.
(2 + 2) + 1 + 2 + 8
b) !
Design a MOD 10 synchronous counter.
a) Universal Gate
b) Addressing Mode
c) Cache Memory.
1067 4