Open navigation menu

Scribd

0% found this document useful (0 votes)

3 views3 pages

RAM & ROM PROGRAMS

The document describes two hardware components: a RAM and a ROM implemented in VHDL. The RAM allows for data input and output based on control signals and an address range of 0 to 15, while the ROM outputs predefined data based on the same address range. Both components utilize standard logic libraries for their operations.

Uploaded by

Copyright

© © All Rights Reserved

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as DOCX, PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

3 views3 pages

RAM & ROM PROGRAMS

The document describes two hardware components: a RAM and a ROM implemented in VHDL. The RAM allows for data input and output based on control signals and an address range of 0 to 15, while the ROM outputs predefined data based on the same address range. Both components utilize standard logic libraries for their operations.

Uploaded by

Copyright

© © All Rights Reserved

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as DOCX, PDF, TXT or read online on Scribd

You are on page 1/ 3

RAM

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_arith.ALL;

use IEEE.STD_LOGIC_unsigned.ALL;

entity RAM_G is

Port ( Address : in Integer range 0 to 15;

CE,WE,OE : in STD_LOGIC;

datain : in STD_LOGIC_VECTOR (7 downto 0);

dataout : out STD_LOGIC_VECTOR (7 downto 0));

end entity RAM_G;

architecture Behavioral of RAM_G is

begin

PROCESS(Address,CE,WE,OE)

TYPE Ram_Array IS ARRAY (0 to 15) OF STD_LOGIC_VECTOR(7 downto 0);

VARIABLE Mem: Ram_Array;

BEGIN

dataout(7 downto 0) <= (others => 'Z');

IF (CE='0') THEN

IF (WE = '0') THEN

Mem(Address) := datain(7 downto 0);

ELSIF(OE='0') THEN
dataout(7 downto 0) <= Mem(Address);

END IF;

END IF;

END PROCESS;

end Behavioral;

ROM

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

ENTITY ROM is

Port ( Address : IN INTEGER Range 0 to 15;

Data : OUT STD_LOGIC_VECTOR(7 downto 0));

END ENTITY ROM;

ARCHITECTURE Behavioural of ROM is

TYPE Rom_Array IS Array (0 to 15) of STD_LOGIC_VECTOR(7 downto 0);

CONSTANT ROM: Rom_Array := (

"11000000",

"00010011",

"00100000",

"00110000",

"01000000",

"01010000",

"01100000",
"01110000",

"10000000",

"10011000",

"10100000",

"10110000",

"11000000",

"11010000",

"11100011",

"11111111");

BEGIN

Data <= Rom(Address);

END ARCHITECTURE Behavioural;

You might also like

The Single Cycle CPU Project
No ratings yet
The Single Cycle CPU Project
16 pages
Priority Decoder: 0: I/O 3 I/O 2 I/O 1 I/O 0 Priority Encoder 3 B A2 A3
No ratings yet
Priority Decoder: 0: I/O 3 I/O 2 I/O 1 I/O 0 Priority Encoder 3 B A2 A3
12 pages
VHDL Suma Con Carry
No ratings yet
VHDL Suma Con Carry
15 pages
VHDL Codes
100% (4)
VHDL Codes
6 pages
ECE 545-Digital System Design With VHDL: Memories (RAM/ROM) 11/11/08
No ratings yet
ECE 545-Digital System Design With VHDL: Memories (RAM/ROM) 11/11/08
68 pages
Model A Simple AND Gate Using Dataflow Modeling
No ratings yet
Model A Simple AND Gate Using Dataflow Modeling
46 pages
VLSI Lab Assignment Final Ajith
No ratings yet
VLSI Lab Assignment Final Ajith
44 pages
Half Adder: Ieee Ieee STD - LOGIC - 1164 Ieee STD - Logic - Arith Ieee STD - Logic - Unsigned
No ratings yet
Half Adder: Ieee Ieee STD - LOGIC - 1164 Ieee STD - Logic - Arith Ieee STD - Logic - Unsigned
11 pages
D Micro Boluda
No ratings yet
D Micro Boluda
27 pages
Universidad Nacional Mayor de San Marcos Facultad de Ingeniera Electronica Y Electrica
No ratings yet
Universidad Nacional Mayor de San Marcos Facultad de Ingeniera Electronica Y Electrica
16 pages
Basic Gates Using If Else
No ratings yet
Basic Gates Using If Else
52 pages
Xilinx FPGA Memories: ECE 448 - FPGA and ASIC Design With VHDL
No ratings yet
Xilinx FPGA Memories: ECE 448 - FPGA and ASIC Design With VHDL
53 pages
VHDL Code For A Single-Port RAM
No ratings yet
VHDL Code For A Single-Port RAM
2 pages
ECE448 Lecture19 Memory
No ratings yet
ECE448 Lecture19 Memory
54 pages
Problemas Resueltos de VHDL
0% (1)
Problemas Resueltos de VHDL
4 pages
LAB 3 - Bayu Abi Pamungkas - 165060300111007
No ratings yet
LAB 3 - Bayu Abi Pamungkas - 165060300111007
6 pages
Memory Initialization in VHDL
No ratings yet
Memory Initialization in VHDL
1 page
Lab3 - Achmad Mauludin H. - 165060301111002
No ratings yet
Lab3 - Achmad Mauludin H. - 165060301111002
4 pages
Coding:: VHDL Code For Buffer
No ratings yet
Coding:: VHDL Code For Buffer
27 pages
2 Bit Multiplier
No ratings yet
2 Bit Multiplier
15 pages
VHDL (Ram & Rom)
No ratings yet
VHDL (Ram & Rom)
3 pages
Computer Architecture Lab Solution (MAKAUT)
No ratings yet
Computer Architecture Lab Solution (MAKAUT)
34 pages
Cao 12
No ratings yet
Cao 12
12 pages
Dual Port Ram Code
No ratings yet
Dual Port Ram Code
2 pages
8bit Minipro
No ratings yet
8bit Minipro
7 pages
MC Part A Programs-Updated
No ratings yet
MC Part A Programs-Updated
6 pages
First-In First-Out (FIFO) Control Logic VHDL Modeling Example
No ratings yet
First-In First-Out (FIFO) Control Logic VHDL Modeling Example
6 pages
Ieee Ieee STD - Logic - 1164 Ieee STD - Logic - Arith
No ratings yet
Ieee Ieee STD - Logic - 1164 Ieee STD - Logic - Arith
2 pages
VHDL COmbined
No ratings yet
VHDL COmbined
9 pages
B2. Grabado Eeprom
No ratings yet
B2. Grabado Eeprom
2 pages
VHDL 5 Memory Models
No ratings yet
VHDL 5 Memory Models
14 pages
Problemas Resueltos de VHDL
No ratings yet
Problemas Resueltos de VHDL
4 pages
Problemas Resueltos de VHDL
No ratings yet
Problemas Resueltos de VHDL
4 pages
Assignment-5 by Kaneria Dhaval: Verilog Code For Single Cycle Processor
No ratings yet
Assignment-5 by Kaneria Dhaval: Verilog Code For Single Cycle Processor
12 pages
VHDL Bram Brom
No ratings yet
VHDL Bram Brom
9 pages
Examples 11
No ratings yet
Examples 11
8 pages
Cad of Electronics Lab
No ratings yet
Cad of Electronics Lab
4 pages
Computer Structure I - Workshop 03: Professor: Eduardo Zurek, PH.D
No ratings yet
Computer Structure I - Workshop 03: Professor: Eduardo Zurek, PH.D
9 pages
This Is A 8 Bit Wide 16 Bytes Deep FIFO
No ratings yet
This Is A 8 Bit Wide 16 Bytes Deep FIFO
4 pages
Ejercicios Basicos Combinacional VHDL Solucion
No ratings yet
Ejercicios Basicos Combinacional VHDL Solucion
7 pages
New Microprocessor 1-Rec
No ratings yet
New Microprocessor 1-Rec
14 pages
Exp9 Shresht Gupta
No ratings yet
Exp9 Shresht Gupta
9 pages
Lab5 Mem Internal
No ratings yet
Lab5 Mem Internal
6 pages
ROMs Using Block RAM Resources
No ratings yet
ROMs Using Block RAM Resources
3 pages
M4-1.RISCV-Datapath
No ratings yet
M4-1.RISCV-Datapath
93 pages
Rom VHD Mif
No ratings yet
Rom VHD Mif
1 page
STD - Logic - Vector STD - Logic - Vector STD - Logic - Vector STD - Logic STD - Logic STD - Logic
No ratings yet
STD - Logic - Vector STD - Logic - Vector STD - Logic - Vector STD - Logic STD - Logic STD - Logic
1 page
FIFO
No ratings yet
FIFO
3 pages
Avr A & A: Rchitecture Ssembly
No ratings yet
Avr A & A: Rchitecture Ssembly
45 pages
Lab 5
No ratings yet
Lab 5
4 pages
Experimen8 to9
No ratings yet
Experimen8 to9
10 pages
Verilog Program For Dual Rom
No ratings yet
Verilog Program For Dual Rom
27 pages
mc lab (4)
No ratings yet
mc lab (4)
30 pages
Library IEEE
No ratings yet
Library IEEE
4 pages
Single Port Ram Synchronous Read Write
No ratings yet
Single Port Ram Synchronous Read Write
2 pages
Ram
No ratings yet
Ram
2 pages
Library Ieee Use Ieee - STD - Logic - 1164.all Use Ieee - STD - Logic - Unsigned - All Use
No ratings yet
Library Ieee Use Ieee - STD - Logic - 1164.all Use Ieee - STD - Logic - Unsigned - All Use
7 pages
PD Scheme Syallbi
No ratings yet
PD Scheme Syallbi
21 pages
Realization of Logic Gates (1)
No ratings yet
Realization of Logic Gates (1)
7 pages
Unit 1 Previous Questions
No ratings yet
Unit 1 Previous Questions
2 pages
PDC_JNTUK Question paper_May-2018
No ratings yet
PDC_JNTUK Question paper_May-2018
1 page
Conceptual Programming: Conceptual Programming: Learn Programming the old way!
From Everand
Conceptual Programming: Conceptual Programming: Learn Programming the old way!
Avishek Sharma
No ratings yet
C Programming
From Everand
C Programming
Netra
No ratings yet
Practical Reverse Engineering: x86, x64, ARM, Windows Kernel, Reversing Tools, and Obfuscation
From Everand
Practical Reverse Engineering: x86, x64, ARM, Windows Kernel, Reversing Tools, and Obfuscation
Bruce Dang
No ratings yet

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.

Alternative Proxies:

Alternative Proxy