Gsj1-K221ys67 Sinwatec LLC Under ND A# 12161498: Release Notes - 88E6321 - 88E6320 Rev A0
Gsj1-K221ys67 Sinwatec LLC Under ND A# 12161498: Release Notes - 88E6321 - 88E6320 Rev A0
C
LL
at
98 w
Overview
14 in
16 * S
This document is an update/supplement to the datasheet. It contains the following sections.
12 s67
Revision Identification: This section describes how to identify the revision of the device covered in this
document.
A# 1y
Revision Updates: This section summarizes the bugs closed and new features added, when compared to
ND k22
the previous revision (if applicable).
ER sj1-
Errata: This section summarizes the known errata for the 88E6321_88E6320 Rev A0.
ND rg
Customer Information: This section discusses important features or modes. These features or modes
, U u8
may not be common in similar parts and may differ from what the customer might be accustomed to. It is
critical that customers read this section carefully.
AL 6y
Datasheet Revisions: This section contains the latest changes made to the datasheet or changes that will
TI aw
be made in the next revision of the datasheet. Please refer to the relevant sections in the datasheet as well.
EN 8h
ID dt
C
1. Revision Identification
NF oy7
LL
ec
COg3n
The 88E6321_88E6320 Rev A0 can be identified in software by reading a value of 0x310 (88E6321
at
device) or 0x115 (88E6320 device) from the Switch Identification Register at Port 0 Address 0x3.
LL i4
98 w
VE agw
14 in
16 * S
The package identifies the revision of the 88E6321 device as shown in Figure 1.
AR d
M 5vk
12 s67
Logo
e
A# 1y
zp
88E6321-NAZ2 ND k22
Part numbe, package code and Environmental Code
bj
ER sj1-
contained on mold Country Date code, die revision, assembly plant code
, U u8
ID or marked on last
line of package Date Code = YYWW
AL 6y
Die Revision = A0
Assembly plant code = @
TI aw
Pin 1 location
EN 8h
ID dt
http://www.marvell.com
ko
February 20, 2019 NDA Required Document Classification: Proprietary Information Page 1
C
LL
ec
MARVELL CONFIDENTIAL - UNAUTHORIZED DISTRIBUTION OR USE STRICTLY PROHIBITED
at
98 w
14 in
The package identifies the revision of the 88E6320 device as shown in Figure 2.
16 * S
12 s67
Logo
A# 1y
Part numbe, package code and Environmental Code
ND k22
88E6320-NAZ2
Part Number = 88E6320
Package Code = NAZ
ER sj1-
Lot Number
Environmental code “2”=Green
Country of origin YYWW A0@
ND rg
contained on mold
Country Date code, die revision, assembly plant code
ID or marked on last , U u8
line of package Date Code = YYWW
Die Revision = A0
AL 6y
Pin 1 location
EN 8h
C
NF oy7
LL
The 88E6321_88E6320 Rev A0 devices are not speed code marked.
ec
COg3n
at
LL i4
2. Revision Updates
98 w
VE agw
14 in
16 * S
Errata fixed: This is the first revision of the device.
AR d
M 5vk
12 s67
New features: This is the first revision of the device.
e
A# 1y
zp
ND k22
bj
oc
ER sj1-
bk
ND rg
13
, U u8
AL 6y
TI aw
EN 8h
ID dt
NF oy7
COg3n
LL i4
VE agw
AR d
M 5vk
e
zp
cbj
ko
Page 2 Document Classification: Proprietary Information February 20, 2019 NDA Required
C
LL
Release Notes - 88E6321_88E6320 Rev A0
at
98 w
3. Errata
14 in
3.1 Ingress monitor source does not work if Port Ingress Rate Limiting is used.
16 * S
12 s67
When Port Ingress Rate Limiting (PIRL) is used and ingress rate limiting also used ingress monitor source
will have no effect.
A# 1y
Work around: Use one of the IRL resource to limit IMS bucket type by setting:
ND k22
Bucket Type Mask=0x1000
ER sj1-
Bucket Increment = 0x64
ND rg
Bucket Rate Factor = 0x3e80
, U u8
This will result in allowing IMS to work at the rate defined by the other IRL resources.
AL 6y
TI aw
3.2 Internal PHY packet generator may not generate the correct number of packets.
EN 8h
ID dt
When an internal PHY linked in Energy Efficient Ethernet (EEE) mode the packet generator may not
C
NF oy7
LL
Workaround: Disable advertising of EEE
ec
COg3n
at
3.3 RGMII timing may be out of spec when transmit delay is enabled
LL i4
98 w
VE agw
14 in
16 * S
When transmit delay is enabled via Port register 1 bit 14 = 1, duty cycle may be out of spec. Under very
AR d
rare conditions this may cause the attached device receive CRC errors.
M 5vk
12 s67
Workaround:
e
A# 1y
1. Write Port 5 Register offset 0x1A (decimal 26) with 0xE000
zp
ND k22
bj
ER sj1-
ND rg
13
When using PIRL bucket may fail to drain after a single burst. Subsequent burst size limiting may fail.
TI aw
Workaround:
ID dt
Write 0x00 To Scratch and Misc Index 0x0a. This will result in slightly more power when the switch is
NF oy7
completely idle.
COg3n
LL i4
VE agw
AR d
M 5vk
e
zp
cbj
ko
February 20, 2019 NDA Required Document Classification: Proprietary Information Page 3
C
LL
ec
MARVELL CONFIDENTIAL - UNAUTHORIZED DISTRIBUTION OR USE STRICTLY PROHIBITED
at
98 w
14 in
16 * S
4. Customer Information
12 s67
4.1 Fast Link down and EEE
A# 1y
When using the Fast link down feature in the internal PHY, EEE cannot be used at the same time.
ND k22
4.2 Supported SERDES configuration
ER sj1-
ND rg
The SERDES in this device supports 1000BASE-X, SGMII, and 100BASE-FX. If the S_MODE signal is
sampled high at reset, the SERDES will be configured in 1000BASE-X mode. On startup, the PHY Polling
, U u8
Unit (PPU) will poll all devices connected to MDC_PHY and MDIO_PHY. If it reads a non-zero value at
AL 6y
Address 0 for Port 0 or 1 for Port 1, the PPU will automatically set the PHY Detect bit. While the PHY
TI aw
Detect bit = 1, the SERDES will operate in SGMII mode. If the software clears the PHY Detect bit, the
SERDES will operate in 1000BASE-X mode. If the S_MODE signal is pulled low, the SERDES will
EN 8h
operate in 100BASE-FX mode. SERDES mode can be changed with Registers. Refer to the
ID dt
C
Development Board folder on the extranet for changing SERDES modes after reset.
NF oy7
LL
ec
COg3n
at
LL i4
98 w
When SERDES is operating in 100BASE-FX mode and fiber optics module is disconnected or the SFP
VE agw
14 in
connector is empty false link may be detected. This can be corrected by enabling the 100BASE-FX noise
16 * S
filter.
AR d
Enabling the noise may cause a longer link up/link down time.
M 5vk
12 s67
Noise filtering can also be enabled for 1000BASE-X but should not be necessary due to the more robust
e
A# 1y
sync pattern.
zp
ND k22
bj
ER sj1-
bk
ND rg
Synchronous Ethernet requires an external clock conditioning circuit to receive the clock on RCLK pin.
13
This circuit must qualify and clean up the clock and then provide a continuous 25 MHz clock the
, U u8
SE_SCLK pin.
AL 6y
o
ID dt
Page 4 Document Classification: Proprietary Information February 20, 2019 NDA Required
C
LL
Release Notes - 88E6321_88E6320 Rev A0
at
98 w
4.5 Accessing clause 45 registers on internal PHYs
14 in
16 * S
Clause 45 registers on internal PHYs must be done via clause 22 registers.
12 s67
Clause 22 registers are accessed via Page 0 Register 13 and 14.
Please refer to Clause 22 access to Clause 45 register (MND) in device functional specs.
A# 1y
ND k22
4.6 Managing Energy Efficient Ethernet (EEE) mode
ER sj1-
In this device EEE is auto negotiated by the PHY but is controlled by the switch port (mac). EEE can be
ND rg
disabled or enabled with registers PHY register access. To enable EEE mode, the EEE advertising
, U u8
needs to be changed and then the PHY must be reset.
AL 6y
To enable or disable EEE mode for 1000BASE-T and 100BASE-TX modes, the following sequence can
TI aw
be used:
EN 8h
To disable EEE:
Page 0, Register 22 = 0x0000
ID dt
C
Page 0, Register 13 =0x0007
NF oy7
LL
Page 0, Register 14 = 0x003C
Page 0, Register 13= 0x4007
ec
COg3n
at
LL i4
98 w
VE agw
To enable EEE
14 in
Page 0, Register 22 = 0x0000
16 * S
Page 0, Register 13 = 0X0007
AR d
M 5vk
12 s67
Page 0, Register 14 = 0X003C
Page 0, Register 13 = 0x4007
e
A# 1y
Page 0, Register 14 = 0x0006
zp
ND k22
bj
oc
ER sj1-
After changing EEE advertising the PHY must be reset with PHY Page 0 Register 0 bit =0x9140
bk
ND rg
13
, U u8
AL 6y
TI aw
EN 8h
ID dt
NF oy7
COg3n
LL i4
VE agw
AR d
M 5vk
e
zp
c bj
ko
February 20, 2019 NDA Required Document Classification: Proprietary Information Page 5
C
LL
ec
MARVELL CONFIDENTIAL - UNAUTHORIZED DISTRIBUTION OR USE STRICTLY PROHIBITED
at
98 w
5. Release Notes History
14 in
16 * S
12 s67
The Release Notes History section lists the entries made to the Release Notes document, sorted by date.
The Release Notes are periodically submitted to the extranet and may not reflect the actual date of an
A# 1y
errata discovery.
ND k22
ER sj1-
Document Revision History Table:
ND rg
, U u8
Entry Date Entry Description
AL 6y
C
NF oy7
LL
ec
COg3n
at
LL i4
98 w
VE agw
14 in
16 * S
AR d
M 5vk
12 s67
e
A# 1y
zp
ND k22
bj
oc
ER sj1-
bk
ND rg
13
, U u8
AL 6y
TI aw
EN 8h
No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose, without the
ID dt
express written permission of Marvell. Marvell retains the right to make changes to this document at any time, without notice. Marvell makes no warranty of any kind, expressed or implied,
with regard to any information contained in this document, including, but not limited to, the implied warranties of merchantability or fitness for any particular purpose. Further, Marvell does
NF oy7
not warrant the accuracy or completeness of the information, text, graphics, or other items contained within this document.
Marvell products are not designed for use in life-support equipment or applications that would cause a life-threatening situation if any such products failed. Do not use Marvell products in
these types of equipment or applications.
COg3n
With respect to the products described herein, the user or recipient, in the absence of appropriate U.S. government authorization, agrees:
1) Not to re-export or release any such information consisting of technology, software or source code controlled for national security reasons by the U.S. Export Control Regulations ("EAR"),
to a national of EAR Country Groups D:1 or E:2;
LL i4
2) Not to export the direct product of such technology or such software, to EAR Country Groups D:1 or E:2, if such technology or software and direct products thereof are controlled for
VE agw
At all times hereunder, the recipient of any such information agrees that they shall be deemed to have manually signed this document in connection with their receipt of any such
M 5vk
information.
Copyright © 2019. Marvell International Ltd. All rights reserved. Marvell and the Marvell logo are registered trademarks of Marvell. For a more complete listing of Marvell trademarks, visit
www.marvell.com.
e
zp
Patent(s) Pending - Products identified in this document may be covered by one or more Marvell patents and/or patent applications.
c bj
ko
Page 6 Document Classification: Proprietary Information February 20, 2019 NDA Required