A卷 1
A卷 1
2. 16GB = ______kb ( )
4. which one does not belong to the mapping methods between main memory and cache( )
A. Direct mapping
B. Sequential storage
C. Semi-sequential storage
PAGE \* MERGEFORMAT2
A. Program - A series of instructions used to solve real problems
7. The "decimal addition" instruction usually uses the BCD code to add decimal Numbers. When
the sum of two digits is less than or equal to 9, the result is correct; when the sum of two digits is
greater than 9, the sum must be corrected by adding 6. Which of the following is not true?
A. 3+4 = 0111
B. 8+7 = 1111
8. A binary number 10110110 can be expressed as decimal number, which one is correct ( )
A -74
B -54
C -68
D -48
A. single bus
B. double bus
C. three bus
D. the bridge bus
A. Input/output device
C. Main memory
PAGE \* MERGEFORMAT2
11. which one does not belong to peripheral information exchange methods? ( )
C. Channel way
D. input/output processor
12. After fetching instruction, the program counter (PC) register holds ( )
15. In order to complete the arithmetic operation of two Numbers in a single address instruction,
one operand is specified in the address code, another number is often use ( )
A. Stack addressing
B. immediate addressing
C. implicit addressing
D. indirect addressing
PAGE \* MERGEFORMAT2
1.what is the definition of memory bandwidth _______________________________________.
2. According to the operating speed of the peripheral, the timing method of CPU and peripheral
contains three cases, such as ______________, slow or medium speed peripheral, and high-speed
peripheral.
4.From the perspective of the development and evolution of computer system structure,
______________________ is the central system structure of modern computers.
7. If the access period of a storage system is 400ns and each access period can access 16 bits, what
is the bandwidth of the storage?__________
9. Data replacement problems often occur in the storage system's Cache and main memory
hierarchy. We usually use the replacement algorithm, such as_____________and Least recently
used algorithm ( LRU).
3. The basic design of cache is to fill the speed gap between main memory and cpu. ( )
4. Group associative mapping is a compromise between direct mapping and full associative
mapping. ( )
5.immediate addressing has the advantages of accessing memory once during execution. ( )
6. Basic composition of CPU contains arithmetic unit, controller, and outside-chip cache. ( )
7.simultaneity means that two or more events in the same interval, concurrency means that more
than two events occur at the same time. ( )
PAGE \* MERGEFORMAT2
8. the bus usually has the characteristics of physical characteristic, functional characteristic,
electrical characteristic and time characteristic. ( )
9. the information recording order of the disk group is organized by surface: surface 0, track 0 ->
surface 1, track 0-> …. -> surface n, track 0, -> surface 0, track 1 -> surface 0, track 1,….. ( )
10. channel way usually has low hardware cost, its transfer efficiency is high, it can reduce the
workload of the cpu. ( )
1. Please briefly describe the five modules of Von Neumann architecture and their functions. (5
points)
2. Please explain the meaning of the following terms, such as main memory, memory word, CU,
ALU, ROM. (5 points)
3. Please describe the main function parts of the microprogram controller and explain their
functions. (5 points)
5. Please describe the differences between RISC and CISC instruction systems. (5 points)
PAGE \* MERGEFORMAT2
五、 Calculation questions(20 points, each one is 5 points)
1.When the CPU executes a program, the number of cache accesses is 1700, and the number of
main memory accesses is 100. It is known that the cache access cycle is 40ns, and the main
memory access cycle is 240ns. Please calculate the efficiency and average access time of the
cache / main memory system. (5 points)
2. Please write the original code, inverse code, complement code of the following number. (5
points)
-123
3.The disk group has 4 disks, each disk has 2 record surfaces, the top and bottom faces are not
used. The storage area has an inner diameter of 11cm, an outer diameter of 22cm, a track density
of 20 tracks/cm, an inner layer bit density of 200 bits /cm, the rotation speed is 5400 RPM. ask: (5
points)
(2) What is the total storage capacity of the disk group? (2 points)
PAGE \* MERGEFORMAT2
Address Instructions Explain
100 Set (R0) =00, (R1) =20; (R2) =30, (R3) =40 before executing program
102 LAD R3 , 7 Fetch instruction lad fetches data from unit 7100R1
(2) please analyze the control signal in command cycle of mov R2, R3 (3 points)
An SRAM chip of 2M×8 is used to construct a memory of 16M×8 , answer these questions
below:
(1) How many the total chips are needed,how to extend?(3 points)
PAGE \* MERGEFORMAT2