CMOS Sensor
CMOS Sensor
CMOS SENSORs
By Shimi Cohen
CMOS Sensor
2
CMOS Sensor
Table of Content:
Chapter 1: The Eye of Machines ...................................................................................................... 4
3
CMOS Sensor
KEY MILESTONES:
1993: First CMOS image sensor (Photo-bit)
2000: Canon introduces APS-C CMOS in DSLRs
2012: Sony launches stacked CMOS architecture
2018: Global shutter CMOS reaches consumer markets
2024: AI-enabled sensors with onboard processing
CMOS & CCD Comparison
Application Domains
CONSUMER ELECTRONICS:
Smartphones: Multi-camera arrays, computational photography
Security: 4K surveillance, night vision
Automotive: ADAS, surround view, driver monitoring
INDUSTRIAL/SCIENTIFIC:
Machine vision: Quality control, robotics
Medical: Endoscopy, microscopy
Aerospace: Earth observation, star tracking
Market Leaders
Sony: 45% market share
Samsung: 28% market share
OmniVision: 15% market share
4
CMOS Sensor
CHAPTER 2: ARCHITECTURE
Fundamental Building Blocks
CMOS sensors convert photons to digital data through four stages:
1. Photodiode Array: Silicon photodetectors
2. Analog Front-End: Amplifiers, sample-and-hold
3. Analog-To-Digital: On-chip ADC
4. Digital Processing: Timing, formatting, output
Photodiode Operation
PHOTOELECTRIC EFFECT:
Photon energy > 1.1eV generates electron-hole pair
Depletion region separates charges
Accumulated charge proportional to light intensity
KEY PARAMETERS:
Quantum Efficiency (QE): 60-90% for visible light
Responsivity: 0.4-0.6 A/W at 550nm
Dark Current: <1nA/cm² at room temperature
Pixel-Level Architecture
EACH PIXEL CONTAINS:
Photodiode (PD)
Transfer gate (TX)
Floating diffusion (FD)
Source follower (SF)
Row select transistor (RS)
Reset transistor (RST)
5
CMOS Sensor
Readout Architecture
COLUMN-PARALLEL ADC:
One ADC per column
High speed, moderate power
Used in high-end sensors (IMX477, IMX500)
PIPELINE ADC:
Single ADC, sequential readout
Lower power, slower speed
Used in cost-optimized sensors
SUCCESSIVE APPROXIMATION (SAR):
Medium speed and power
Common in automotive sensors
Analog Signal Chain
SIGNAL PATH:
1. Photodiode → Transfer Gate
2. Floating Diffusion → Source Follower
3. Column Amplifier → Sample/Hold
4. ADC → Digital Processing
6
CMOS Sensor
7
CMOS Sensor
8
CMOS Sensor
CHAPTER 4: PIXEL
3-Transistors vs 4-Transistors Method
3T PIXEL (3 TRANSISTORS):
Reset, Source Follower, Row Select
Lower noise performance
Smaller pixel size
Legacy architecture
4T PIXEL (4 TRANSISTORS):
Adds Transfer Gate
Pinned photodiode structure
Lower noise, higher sensitivity
Industry standard
Pinned Photodiode Benefits
S TRUCTURE:
Buried junction photodiode
Surface pinning layer
Complete charge transfer
ADVANTAGES:
Eliminates reset noise
Reduces dark current
Improves blue response
Enables correlated double sampling
3T PIXEL 4T PIXEL
9
CMOS Sensor
BENEFIT S:
Eliminates reset noise (kTC noise)
Removes fixed pattern noise
Improves signal-to-noise ratio by 3-6dB
Pixel Size Trends
10
CMOS Sensor
CHAPTER 5: ILLUMINATION
FSI vs BSI Architecture
FRONT-SIDE ILLUMINATION (FSI):
Light enters through metal layers
Metal wiring blocks light
Fill factor: 60-70%
BACK-SIDE ILLUMINATION (BSI):
Light enters from substrate side
No metal layer obstruction
Fill factor: 80-90%
BSI Manufacturing Process
KEY STEPS:
1. Standard CMOS wafer fabrication
2. Wafer bonding to carrier
3. Substrate thinning (2-5μm)
4. Anti-reflective coating
5. Color filter and microlens
CHALLENGES:
Wafer handling complexity
Substrate uniformity
Higher manufacturing cost
11
CMOS Sensor
KEY FEATURES:
High-speed differential signaling
Scalable lane configuration (1-4 lanes)
Low power consumption
Error detection and correction
CSI-2 Physical Layer
SIGNAL T YPES:
Clock Lane: Differential clock (DDR)
Data Lanes: Differential data (DDR)
Control Signals: I2C/SPI for configuration
ELECTRICAL SPEC:
Common Mode: 200mV
Differential Voltage: 200mV minimum
Data Rate: 80Mbps - 4.5Gbps per lane
Rise/Fall Time: <100ps
CSI-2 Protocol Layers
LOW LEVEL PROTOCOL (LLP):
Start/End of Transmission (SoT/EoT)
High Speed/Low Power modes
Error correction codes
PACKET PROTOCOL:
Short Packets: Frame start/end, line start/end
Long Packets: Image data with header/footer
Data types: RAW8, RAW10, RAW12, YUV422
12
CMOS Sensor
Control Interfaces
I2C INTERFACE:
Sensor configuration and control
Standard clock speeds: 100kHz, 400kHz, 1MHz
7-bit or 10-bit addressing
SPI INTERFACE:
Alternative to I2C
Higher speed capability
Less common in cameras
Timing and Synchronization
CLOCK DOMAINS:
Input Clock (XCLK): 6-54MHz typical
Pixel Clock: Derived from XCLK via PLL
MIPI Clock: Independent of pixel clock
SYNCHRONIZATION SIGNALS:
VSYNC: Vertical synchronization
HSYNC: Horizontal synchronization
GPIO: General purpose I/O for flash, etc.
Interface Selection Guide
13
CMOS Sensor
TIMING CONSTRAINT S:
Rise time: 1-10ms per rail
Delay between rails: 1-5ms
Total sequence time: <100ms
Clock Configuration
INPUT CLOCK (XCLK):
Frequency range: 6-54MHz
Duty cycle: 45-55%
Jitter: <100ps RMS
PLL CONFIGURATION:
Input divider (pre-division): 1-16
Multiplier: 4-512
Output divider (post-division): 1-16
Target frequency: Pixel clock × lanes
14
CMOS Sensor
EXAMPLE (IMX477):
Active: 4056×3040 pixels
Pixel clock: 840MHz
H_Total: 4536, V_Total: 3164
Max FPS: 840M / (4536 × 3164) = 58.5 FPS
Exposure Control Methods
INTEGRATION TIME CONTROL:
Coarse integration: Line-based increments
Fine integration: Sub-line precision
Maximum: Frame time - readout time
G AIN CONTROL:
Analog gain: 1-16x typical range
Digital gain: 1-256x in ISP
ISO calculation: Gain × base sensitivity
15
CMOS Sensor
CHAPTER 8: INTEGRATION
Mechanical Considerations
CONNECTOR T YPES:
FPC (Flexible Printed Circuit): 0.3-0.5mm pitch
ZIF (Zero Insertion Force): Easy assembly
Board-to-board: Rigid connections
STANDARD SIZES:
15-pin: Basic CSI-2 (1-2 lanes)
22-pin: Standard CSI-2 (4 lanes)
24-pin: Extended features (IMX477 kit)
Electrical Design Rules
IMPEDANCE CONTROL:
Differential pairs: 100Ω ± 10%
Single-ended: 50Ω ± 10%
Via impedance: Match trace impedance
SIGNAL INTEGRIT Y:
Length matching: ±0.1mm for differential pairs
Via minimization: <2 vias per signal
Ground planes: Continuous under signals
Power Distribution Network
DECOUPLING STRATEGY:
Bulk capacitors: 10-100μF tantalum
Ceramic capacitors: 0.1-10μF, multiple values
Placement: Close to power pins
GROUND PLANNING:
Separate analog/digital grounds
Star ground configuration preferred
Avoid ground loops
16
CMOS Sensor
CORE FUNCTIONS:
Noise reduction
Color correction
Exposure
Processing Pipeline
1. White Balance
2. Color Interpolation
3. Color Correction
4. Gamma Correction
5. Color Space Conversion
6. Formatting (YUV)
7. JPEG Compression
17
CMOS Sensor
MIPI BANDWIDTH:
𝐷𝑎𝑡𝑎_𝑅𝑎𝑡𝑒 = 𝑅𝑒𝑠𝑜𝑙𝑢𝑡𝑖𝑜𝑛 × 𝐹𝑃𝑆 × 𝐵𝑖𝑡_𝐷𝑒𝑝𝑡ℎ × 𝐶𝑜𝑙𝑜𝑟_𝐷𝑒𝑝𝑡ℎ
POWER CONSTRAINT S:
Higher FPS = Higher power
Thermal throttling limits
Battery life considerations
18
CMOS Sensor
ROI
19
CMOS Sensor
Bandwidth Optimization
COMPRESSION TECHNIQUES:
MIPI CSI-2 embedded compression
Lossless RAW compression: 20-30% savings
Lossy compression: Higher savings, quality loss
FORMAT SELECTION:
RAW12: Highest quality, highest bandwidth
RAW10: Good compromise
YUV422: Lowest bandwidth, processed data
20
CMOS Sensor
21
CMOS Sensor
C-MOUNT:
Thread: 1" diameter
Back focal distance: 17.526mm
Applications: Industrial, broadcast
CS-MOUNT:
Thread: 1" diameter
Back focal distance: 12.5mm
Applications: Security cameras
Optical Performance Parameters
RESOLUTION (MTF):
Modulation Transfer Function
Spatial frequency response
Target: >40% at Nyquist frequency
VIGNETTING:
Light falloff toward corners
Cos⁴ law natural falloff
Target: <20% at corners
22
CMOS Sensor
FORMULA:
𝐷𝑂𝐹 = (2 × 𝑁 × 𝐶 × 𝐷²) / (𝑓² − 𝑁 × 𝐶 × 𝐷)
Where:
N = f-number (aperture)
C = Circle of confusion diameter
D = Focus distance
f = Focal length
23
CMOS Sensor
Autofocus Systems
VOICE COIL MOTOR (VCM):
Electromagnetic actuator
Fast response (<100ms)
Precise positioning
S TEPPER MOTOR:
Digital position control
High precision
Slower response (>200ms)
24
CMOS Sensor
25
CMOS Sensor
IR Cut Filters
Purpose: Block infrared light.
T YPES:
Absorptive: Dye-based, gradual cutoff
Reflective: Interference coating, sharp cutoff
Hybrid: Combined approach
SPECIFICATIONS:
Cutoff wavelength: 650-700nm
Transition steepness: 20-50nm
Visible transmission: >90%
Specialized Filters
NEAR-INFRARED (NIR) SENSORS:
No visible blocking
700-1100nm response
Applications: Night vision, biometrics
UV FILTERS:
Block ultraviolet <400nm
Prevent fluorescence
Protect sensor from UV damage
POLARIZING FILTERS:
Reduce reflections
Enhance contrast
Stress analysis applications
26
CMOS Sensor
Filter Manufacturing
DEPOSITION METHODS:
Spin coating: Uniform thickness
Sputtering: High-quality interference
Evaporation: Precise control
PATTERNING:
Photolithography: High resolution
Printing: Cost effective
Laser ablation: Flexible patterns
Multispectral Imaging
APPLICATIONS:
Agricultural monitoring
Medical imaging
Material identification
Quality control
IMPLEMENTATION:
Multiple sensors with different filters
Tunable filters
LED illumination control
27
CMOS Sensor
28
CMOS Sensor
29
CMOS Sensor
APPENDIX B: CALCULATION
Sony iMX377CQT with 12mm S-Mount LENS
SENSOR DIMENSIONS:
𝑃𝑖𝑥𝑒𝑙𝑝𝑖𝑡𝑐ℎ ≈ 𝑃𝑖𝑥𝑒𝑙𝑠𝑖𝑧𝑒
(1) 𝑆𝑒𝑛𝑠𝑜𝑟𝑤𝑖𝑑𝑡ℎ = 𝑃𝑖𝑥𝑒𝑙𝑠𝑖𝑧𝑒 ∙ 𝑃𝑖𝑥𝑒𝑙𝑠𝐻 = 1.55𝜇𝑚 ∙ 4024 ≈ 6.24𝑚𝑚
FIELD OF VIEW:
𝐻𝐹𝑂𝑉∝ 0.5𝑟𝑎𝑑
(7) 𝐻𝐹𝑂𝑉𝑚 = 2 ∙ tan ( ) ∙ 𝐷𝑖𝑠𝑡𝑎𝑛𝑐𝑒 = 2 ∙ tan ( ) ∙ 𝐷𝑖𝑠𝑡𝑎𝑛𝑐𝑒 ≈ 0.52 ∙ 𝐷𝑖𝑠𝑡𝑎𝑛𝑐𝑒
2 2
𝑉𝐹𝑂𝑉∝ 0.38𝑟𝑎𝑑
(8) 𝑉𝐹𝑂𝑉𝑚 = 2 ∙ tan ( ) ∙ 𝐷𝑖𝑠𝑡𝑎𝑛𝑐𝑒 = 2 ∙ tan ( ) ∙ 𝐷𝑖𝑠𝑡𝑎𝑛𝑐𝑒 ≈ 0.4 ∙ 𝐷𝑖𝑠𝑡𝑎𝑛𝑐𝑒
2 2
30