Scribd
Upload
710 views26 pages

Computer Organization and Microprocessor-P1

This document discusses microprocessors and their components. It describes the essential elements of a microprocessor including the instruction register, instruction decoder, control ROM, ALU, and other components. It also discusses the bus structure of microprocessors including the address bus, data bus, and control bus. Finally, it examines various 8-bit microprocessors such as the Intel 8080 and 8085 as well as their addressing modes like implied, direct, indirect, indexed, and relative addressing.

Uploaded by

REEJU YADAV
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
710 views26 pages

Computer Organization and Microprocessor-P1

This document discusses microprocessors and their components. It describes the essential elements of a microprocessor including the instruction register, instruction decoder, control ROM, ALU, and other components. It also discusses the bus structure of microprocessors including the address bus, data bus, and control bus. Finally, it examines various 8-bit microprocessors such as the Intel 8080 and 8085 as well as their addressing modes like implied, direct, indirect, indexed, and relative addressing.

Uploaded by

REEJU YADAV
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 26

Computer Organization

and Microprocessor
Topics: Microprocessor, System Bus, 8-bit
Microprocessors, Addressing modes of 8-bit family
Microprocessor
 Wonderful chip
 The main component of any digital computer

 The brain of the system, as it controls and co-ordinates all the


activities that are performed by the system.
 Essential function-to improve the efficiency of the process
 It changed the entire concept of digital system design, as the
addressing subsystem has been incorporated on the chip itself
Microprocessor(cont.)
 Bus structured, clock controlled, complex logic device
 Bus Structured

Every microprocessor has:-


3 vital set of lines, known as buses separately
available :
1. Address Bus
2. Data Bus and
3. Control Bus
Microprocessor(Cont.)
Microprocessor(Cont.)
 Address Bus
o Unidirectional because it is in this particular
chip which has to guide/direct all other
components.
o It points towards any block that is interfaced
with it.
o It tells about the size of primary memory that
can be interfaced with the processor.
Microprocessor(Cont.)
 Data Bus
o Bidirectional
o Data has to go inside the processor for

processing and the processed data has to


come out.
 Control Bus
o Outgoing lines are called status lines
o These lines are helpful for system diagnosis.
o Control lines control the activity of the device.
Microprocessor(Cont.)
 Clock Controlled
Clock is not required in combinational circuit but it
is used in sequential circuit. Clock signal has to be
precised clock signal for the device to work.
Sequential circuit are clock driven circuits.
 Complex Logic Device

Lot of hardware are implemented on the single


chip. For particular sort of application it uses a
small part of it.
Microprocessor(Cont.)
 Every microprocessor has
1. its own memory map.
 Memory Map: map of all possible physical

addresses.
Microprocessor(Cont.)
2. Its own instruction set
3. Its own addressing modes
The execution of any program in any
microprocessor consists entirely of read and
write operations where each read RD and WR
operation transfers a data byte b/w a
microprocessor and a particular memory or I/O
device address.
ELEMENTS OF A MICROPROCESSOR
 ESSENTIAL ELEMENTS
 INSTRUCTION REGISTER
 INSTRUCTION DECODER
 CONDITION CODE REGISTER/FLAG
REGISTER/STATUS REG.
 CONTROL ROM
 ALU
 CONTROL AND TIMING SECTION
 ACCUMULATOR
 PROGRAM COUNTER
 CLOCK GENERATOR
ELEMENTS OF A MICROPROCESSOR
 NON-ESSENTIAL ELEMENTS:
 GENERAL PURPOSE REGISTERS
 INDEX REGISTERS
 STACK POINTER
 INTERRUPT PRIORITY ARBITRATION, BARREL

SHIFTER
 DMA CONTROL LOGIC
 TRANSLATION LOOKASIDE BUFFER,ETC.
8-BIT MICROPROCESSORS
 IT BEGAN WITH INTEL 8008
 8080, 8085
 MOTOROLA 6800
 ZILOG Z-80
 MOSTEK 6502
 FAIRCHILD F-8
 ETC.
INTEL 8080
 REGISTER ARCHITECTURE
INTEL 8080
 40 PIN DIP CHIP
 3 CHIP PROCESSOR – ONE NEEDS 8224 AND

8228
 8224 IS THE CLOCK GENERATOR AND 8228 IS

THE SYSTEM BUS CONTROLLER


 NEEDS +5V, +12V AND -12V POWER SUPPLIES
 78 INSTRUCTIONS IN ITS INSTRUCTION SET
 ADDRESSING MODES: REGISTER, IMMEDIATE,

IMPLIED, DIRECT, INDIRECT, COMBINED


INTEL 8085
 REGISTER ARCHITECTURE SAME AS THAT OF 8080
 ADDRESSING MODES SAME AS THAT OF 8080
 40 PIN DIP CHIP
 REQUIRES ONLY +5V SUPPLY
 SYSTEM CONTROLLER AND CLOCK GENERATOR ON CHIP;

EVEN
 THEN IT IS A 2 CHIP PROCESSOR
 BECAUSE THE LOWER HALF OF THE ADDRESS BUS HAS BEEN
 MULTIPLEXED WITH THE DATA BUS – SO NEEDS TO BE
 DEMULTIPLEXED FOR WHICH WE NEED 8212
 PROVIDES VECTORED INTERRUPTS – RST5.5, 6.5, 7.5 AND

TRAP
 80 INSTRUCTIONS IN ITS INSTRUCTION SET – RIM, SIM
Motorola 6800
 REGISTER ARCHITECTURE
MOTOROLA 6800
 40 PIN DIP CHIP
 NO GENERAL PURPOSE REGISTER, BUT MAKES

FOR THE
 DEFICIENCY BY HAVING 2 ACCS AND INDEX REG.
 ADDRESSING MODES: IMPLICIT, DIRECT,

INDIRECT, INDEXED,
 COMBINED
 72 INSTRUCTIONS
 AS NO GPR, MEM. REFERENCING NEEDED

EVERYTIME
ADDRESSING MODES OF 8-BIT
FAMILY
 IMPLIED/INHERENT
 REGISTER
 IMMEDIATE
 DIRECT
 INDIRECT
 COMBINED
 INDEXED
 RELATIVE/BRANCH
ADDRESSING MODES OF 8-BIT
FAMILY
 IMPLIED/INHERENT:
 THE ADDRESS IS INHERENT IN THE

INSTRUCTION OR THE FUNCTION OF THE


INSTRUCTION IS IMPLIED
 IT DOES NOT NEED ANY DATA.
 e.g.., STC, DAA
ADDRESSING MODES OF 8-BIT
FAMILY
REGISTER:

ONE OF THE REGISTERS (GPRs) HAS TO BE


SPECIFIED. WITH THESE INSTRUCTIONS THE
ACCUMULATOR IS IMPLIED TO CONTAIN THE
SECOND OPERAND.
e.g.., CMP E, ADD B, PCHL
ADDRESSING MODES OF 8-BIT
FAMILY
 IMMEDIATE:
DATA IS A PART OF THE INSTRUCTION OR
DATA ISCONTAINED IN THE INSTRUCTION OR
THE OPERAND IMMEDIATELY FOLLOWS THE
OPCODE
e.g.., MVI A,24 ; CPI 04
ADDRESSING MODES OF 8-BIT
FAMILY
 DIRECT:
THE OPERAND FIELD OF THE SOURCE
STATEMENT IS THE ADDRESS OF THE VALUE
TO BE OPERATED UPON. INSTRUCTION
INCLUDES THE DIRECT ADDRESS.
eg., LDA 2034 ; JMP 4260
IN # 04 ; OUT # 40
ADDRESSING MODES OF 8-BIT
FAMILY
 INDIRECT:
 IT REFERENCES MEMORY INDIRECTLY VIA A

REGISTER PAIR. SO, THE ADDRESS OF THE


OPERAND IS INDIRECTLY OBTAINED.
eg., MOV M,C ; MOV B,M
ADDRESSING MODES OF 8-BIT
FAMILY
 COMBINED:
 IT USES THE COMBINATION OF DIRECT AND

INDIRECT ADDRESSING.
 e.g.., CALL 3424 Here 3424 is the direct

address. It gives the start address of the


subroutine. RET provides the return
address indirectly to go to the next address in
the Main Program wherefrom it had branched
to the Subroutine.
ADDRESSING MODES OF 8-BIT
FAMILY
 INDEXED:
 CAN BE IMPLEMENTED ONLY WHEN THE

PROCESSOR HAS THE INDEX


REGISTER.SECOND BYTE OF THE INST IS A NO.
WHICH IS ADDED TO THE LOWER BYTE OF THE
NO. STORED IN THE INDEX REGISTER TO GET
THE EFFECTIVE ADDRESS.
 e.g.., ADD A,X $02
ADDRESSING MODES OF 8-BIT
FAMILY
 RELATIVE/BRANCH:
 1ST BYTE IS THE INST AND THE SECOND BYTE IS THE
OFFSET ADDRESS WHICH IS ADDED TO THECONTENTS
OF THE PC. SINCE IT IS DESIRABLE TO BRANCH OUT IN
EITHER DIRECTION, THE MSB IS TAKEN AS THE SIGN
BIT. IF MSB=0, IT IS TAKEN AS +VE OR BRANCH
FORWARD, IF MSB=1, IT IS TAKEN AS –VE OR BRANCH
BACKWARDS.
 BY HOW MANY LOCATIONS? – IS DETERMINED BY
TAKING THE 2’S COMPLEMENT OF THE GIVEN
NUMBER.
 e.g.., BRA $FD

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy