0% found this document useful (0 votes)
21 views10 pages

Tut 3

Uploaded by

jamure3333
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
21 views10 pages

Tut 3

Uploaded by

jamure3333
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 10

Digital Logic Design

ELCT201
Spring 2024

Tutorial_3
Implementing circuits using only
NAND & NOR
gates

1
Motivation

• What is the motivation behind implementing circuits using only


NAND or NOR gates ?

🡪 Originally, ONLY NAND, NOR, NOT gates are available.

🡪 Implementing circuits using only NAND/ NOR saves area and


power

2
Demorgan’s Law

A A
B ≡ B

A
B ≡ A
B

3
Combinational Circuit

• Combinational Circuit
– Analysis Procedures
– Design Procedures

Combinational
n - inputs
Circuit m - outputs

4
Design Procedures

1. Determine the no. of i/p(s) and o/p(s) and assign a symbol


for each
2. Derive the truth table defining the relationship between i/p
and o/p
3. Obtain simplified Boolean function FOR EACH O/P in terms of
i/p variables (using k-map)
4. Draw Logic Diagram

6
Problem 1

0 1 3 2

4 5 7 6

12 13 15 14

8 9 11 10

7
Problem 2

0 1 3 2

4 5 7 6

8
Problem 3
In a simple copy machine, a stop signal, S, is to be generated to stop the machine
operation and energize an indicator light whenever either of the following conditions
exists:
There is no paper in the paper feeder tray; OR the two micro-switches in the paper path
are activated, indicating a jam in the paper path.
The presence of paper in the feeder tray is indicated by a HIGH at logic signal P. Each
of the micro-switches produces a logic signal (Q and R) that goes HIGH whenever
paper is passing over the switch to activate it. Design the logic circuit to produce a
HIGH at output signal S for the stated conditions, and implement it using NAND gates.
P Q R S

0 0 0

0 0 1

0 1 0

0 1 1

0 1 3 2 1 0 0

1 0 1
4 5 7 6

1 1 0

1 1 1
9
Problem 6
• Design a 4–bit combinational circuit that generates the twos complement of the input binary
number. You are also required to show that the circuit can be implemented using XOR and
OR logic gates.

0 0 0 0
0 1 3 2 0 0 0 1
0 0 1 0
4 5 7 6
0 0 1 1

12 13 15 14 0 1 0 0
0 1 0 1
8 9 11 10 0 1 1 0
0 1 1 1
1 0 0 0
1 0 0 1
1 0 1 0
1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1 10
Problem 8
A lift door control is to operate in the following manner. When the lift stops at a floor
the door will open and a signal is generated that remains on until all the passengers are
on or off the lift. An additional signal is also generated to ensure that the doors do not
close on a passenger in the doorway. Doors will close if a call button has been pressed
on another floor or if a lift passenger has pressed a button for another floor. Design the
lift control combinational circuit using minimum
number of NAND gates. 0 0 0 0
0 0 0 1
0 0 1 0
0 0 1 1
0 1 0 0
0 1 3 2
0 1 0 1

4 5 7 6 0 1 1 0
0 1 1 1
12 13 15 14 1 0 0 0
1 0 0 1
8 9 11 10
1 0 1 0
1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1 11

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy