"FPGA Based Efficient Multiplier for Image Processing Applications Using ..."

Satish S. Bhairannawar et al. (2014)

> Home

Details and statistics

DOI: —

access: open

type: Informal or Other Publication

metadata version: 2020-11-23

- view
  - electronic edition @ arxiv.org (open access)
- export record
  dblp key:
  - journals/corr/BhairannawarRRVP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/BhairannawarRRVP14
Satish S. Bhairannawar, R. Rathan, K. B. Raja, K. R. Venugopal, Lalit M. Patnaik:
FPGA Based Efficient Multiplier for Image Processing Applications Using Recursive Error Free Mitchell Log Multiplier and KOM Architecture. CoRR abs/1407.2082 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.