default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID"A 120-GHz Transmitter and Receiver Chipset with 9-Gbps Data Rate Using ..."
Ryuichi Fujimoto et al. (2012)
- Ryuichi Fujimoto, Mizuki Motoyoshi, Kyoya Takano
, Uroschanit Yodprasit, Minoru Fujishima:
A 120-GHz Transmitter and Receiver Chipset with 9-Gbps Data Rate Using 65-nm CMOS Technology. IEICE Trans. Electron. 95-C(7): 1154-1162 (2012)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-05-07 20:14 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
