default search action

combined dblp search
author search
venue search
publication search

ask others

"CMOS design and analysis of low-voltage signaling methodology for energy ..."

José C. García, Juan A. Montiel-Nelson, Saeid Nooshabadi (2009)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2008.12.003

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/GarciaMN09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/GarciaMN09
José C. García, Juan A. Montiel-Nelson, Saeid Nooshabadi:
CMOS design and analysis of low-voltage signaling methodology for energy efficient on-chip interconnects. Microelectron. J. 40(11): 1571-1581 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.