default search action

combined dblp search
author search
venue search
publication search

ask others

"An Improved Seven-Level PUC Inverter Topology With Voltage Boosting."

M. Jagabar Sathik et al. (2020)

> Home

Details and statistics

DOI: 10.1109/TCSII.2019.2902908

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/SathikBSB20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/SathikBSB20
M. Jagabar Sathik, Kaustubh Bhatnagar, N. Sandeep, Frede Blaabjerg:
An Improved Seven-Level PUC Inverter Topology With Voltage Boosting. IEEE Trans. Circuits Syst. II Express Briefs 67-II(1): 127-131 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.