Skip to main content
Springer Nature Link
Log in

Modeling of program Vth distribution for 3-D TLC NAND flash memory

  • Research Paper
  • Published:
Science China Information Sciences Aims and scope Submit manuscript

Abstract

This paper proposes a simulation method to model the program Vth distribution of 3-D vertical channel TLC/QLC charge-trapping NAND flash memory. The program Vth distribution can be calculated by considering ISPP noise, WL-WL interference, and the RTN effect of tunneling oxide and poly Si, which are the major physical factors affecting the width of program Vth distribution. Then, the program Vth distribution shapes with different ISPP incremental voltage steps are compared, and the results are found to be consistent with the experimental results. Code and layer-dependent coupling coefficients of WL-WL interference in 3-D vertical channel NAND flash memory are considered. The effect of RTN on the program Vth distribution is comprehensively studied. The program Vth distribution of a WL is calibrated with the measurement, and a good agreement is obtained, validating the array program Vth distribution simulation method. The simulation method can help in improving the reliability of 3-D TLC NAND flash memory and provides guidance for the design and optimization of 3-D QLC NAND flash memory technology.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Tanaka H, Kido M, Yahashi K, et al. Bit cost scalable technology with punch and plug process for ultra high density flash memory. In: Proceedings of Symposium on VLSI Technology, Kyoto, 2007. 14–15

    Google Scholar 

  2. Katsumata R, Kito M, Fukuzumi Y, et al. Pipe-shaped BICS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices. In: Proceedings of Symposium on VLSI Technology, Honolulu, 2009. 136–137

    Google Scholar 

  3. Jang J, Kim H S, Cho W, et al. Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND flash memory. In: Proceedings of Symposium on VLSI Technology, Honolulu, 2009. 192–193

    Google Scholar 

  4. Qiao F Y, Pan L Y, Yu X, et al. Total ionizing radiation effects of 2-T SONOS for 130 nm/4 Mb NOR flash memory technology. Sci China Inf Sci, 2014, 57: 062402

    Article  Google Scholar 

  5. Li G, Cheng M S, Li X K. Slicing-response model for ablation mass removal of polyformaldehyde irradiated by pulsed CO2 laser in vacuum. Sci China Technol Sci, 2015, 58: 158–162

    Article  Google Scholar 

  6. Park K T, Han J M, Kim D, et al. Three-dimensional 128-Gb MLC vertical NAND flash-memory with 24-WL stacked layers and 50 MB/s high-speed programming. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2014. 334–335

    Google Scholar 

  7. Im J W, Jeong W P, Kim D H, et al. A 128 Gb 3b/cell V-NAND flash memory with 1 Gb/s I/O rate. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2015. 130–131

    Google Scholar 

  8. Kang D, Jeong W, Kim C, et al. 256 Gb 3b/cell V-NAND flash memory with 48 stacked WL layers. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2016. 130–131

    Google Scholar 

  9. Tanaka T, Helm M, Vali T, et al. A 768 Gb 3b/cell 3D-floating-gate NAND flash memory. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2016. 142–144

    Google Scholar 

  10. Yamashita R, Magia S, Higuchi T, et al. A 512 Gb 3b/cell flash memory on 64-word-line-layer BiCS technology. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2017. 196–197

    Google Scholar 

  11. Kim C, Cho J H, Jeong W, et al. A 512 Gb 3b/cell 64-stacked WL 3D V-NAND flash memory. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2017. 202–203

    Google Scholar 

  12. Maejima H, Kanda K, Fujimura S, et al. A 512 Gb 3b/cell 3D flash memory on a 96-word-line-layer technology. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2018. 336–337

    Google Scholar 

  13. Guo X F, Wang Y P. Optimizing random write performance of FAST FTL for NAND flash memory. Sci China Inf Sci, 2015, 58: 032102

    Google Scholar 

  14. Ma H Z, Liu L F, Pan L Y, et al. LSB page refresh based retention error recovery scheme for MLC NAND Flash. Sci China Inf Sci, 2016, 59: 042408

    Article  Google Scholar 

  15. Resnati D, Goda A, Nicosia G, et al. Temperature effects in NAND flash memories: a comparison between 2-D and 3-D arrays. IEEE Electron Dev Lett, 2017, 38: 461–464

    Article  Google Scholar 

  16. Shibata N, Maejima H, Isobe K, et al. A 70 nm 16 Gb 16-level-cell NAND flash memory. IEEE J Solid-State Circ, 2008, 43: 929–937

    Article  Google Scholar 

  17. Lee S, Kim C, Kim M, et al. A 1 Tb 4b/cell 64-stacked-WL 3D NAND flash memory with 12 MB/s program throughput. In: Proceedings of International Solid-State Circuits Conference, San Francisco, 2018. 340–341

    Google Scholar 

  18. Paolucci G M, Compagnoni C M, Spinelli A S, et al. Fitting cells into a narrow Vt interval: physical constraints along the lifetime of an extremely scaled NAND flash memory array. IEEE Trans Electron Dev, 2015, 62: 1491–1497

    Article  Google Scholar 

  19. Hsieh C C, Lue H T, Hsu T H, et al. A Monte Carlo simulation method to predict large-density NAND product memory window from small-array test element group (TEG) verified on a 3D NAND Flash test chip. In: Proceedings of Symposium on VLSI Technology, 2016. 63–64

    Google Scholar 

  20. Dong G Q, Pan Y Y, Xie N D, et al. Estimating information-theoretical nand flash memory storage capacity and its implication to memory system design space exploration. IEEE Trans VLSI Syst, 2012, 20: 1705–1714

    Article  Google Scholar 

  21. Dong G Q, Pan Y Y, Zhang T. Using lifetime-aware progressive programming to improve SLC NAND flash memory write endurance. IEEE Trans VLSI Syst, 2014, 22: 1270–1280

    Article  Google Scholar 

  22. Lue H T, Hsu T H, Lai S C, et al. Study of electron and hole injection statistics of BE-SONOS NAND flash. In: Proceedings of International Memory Workshop, Seoul, 2010. 92–95

    Google Scholar 

  23. Compagnoni C M, Spinelli A S, Gusmeroli R, et al. Ultimate accuracy for the nand flash program algorithm due to the electron injection statistics. IEEE Trans Electron Dev, 2008, 55: 2695–2702

    Article  Google Scholar 

  24. Lun Z Y, Du G, Zhao K, et al. A two-dimensional simulation method for investigating charge transport behavior in 3-D charge trapping memory. Sci China Inf Sci, 2016, 59: 122403

    Article  Google Scholar 

  25. Lun Z Y, Liu S H, Zhao K, et al. Two-dimensional self-consistent simulation on program/retention operation of charge trapping memory. In: Proceedings of International Workshop on Computational Electronics, Paris, 2014. 81–82

    Google Scholar 

  26. Lun Z Y, Wang T H, Zeng L, et al. Simulation on endurance characteristic of charge trapping memory. In: Proceedings of IEEE International Conference on Simulation of Semiconductor Processes and Devices, Glasgow, 2013. 292–295

    Google Scholar 

  27. Lun Z Y, Liu S H, He Y, et al. Investigation of retention behavior for 3D charge trapping NAND flash memory by 2D self-consistent simulation. In: Proceedings of IEEE International Conference on Simulation of Semiconductor Processes and Devices, Yokohama, 2014. 141–144

    Google Scholar 

  28. Chen W C, Lue H T, Hsiao Y H, et al. Charge storage efficiency (CSE) effect in modeling the incremental step pulse programming (ISPP) in charge-trapping 3D NAND flash devices. In: Proceedings of International Electron Device Meeting, Washington, 2015. 117–120

    Google Scholar 

  29. Li H B. Modeling of threshold voltage distribution in NAND flash memory: a Monte Carlo method. IEEE Trans Electron Dev, 2016, 63: 3527–3532

    Article  Google Scholar 

  30. Compagnoni C M, Gusmeroli R, Spinelli A S, et al. Analytical model for the electron-injection statistics during programming of nanoscale NAND flash memories. IEEE Trans Electron Dev, 2008, 55: 3192–3199

    Article  Google Scholar 

  31. Faddy M J. Extended Poisson process modelling and analysis of count data. Biom J, 1997, 39: 431–440

    Article  Google Scholar 

  32. Lee J D, Hur S H, Choi J D. Effects of floating-gate interference on NAND flash memory cell operation. IEEE Electron Dev Lett, 2002, 23: 264–266

    Article  Google Scholar 

  33. Cai Y, Ghose S, Haratsch E F, et al. Error characterization, mitigation, and recovery in flash-memory-based solid-state drives. Proc IEEE, 2017, 105: 1666–1704

    Article  Google Scholar 

  34. Compagnoni C M, Ghidotti M, Lacaita A L, et al. Random telegraph noise effect on the programmed threshold-voltage distribution of flash memories. IEEE Electron Dev Lett, 2009, 30: 984–986

    Article  Google Scholar 

  35. Spessot A, Compagnoni C M, Farina F, et al. Compact modeling of variability effects in nanoscale nand flash memories. IEEE Trans Electron Dev, 2011, 58: 2302–2309

    Article  Google Scholar 

  36. Miccoli C, Compagnoni C M, Spinelli A S, et al. Investigation of the programming accuracy of a double-verify ISPP algorithm for nanoscale NAND Flash memories. In: Proceedings of International Reliability Physics Symposium, Monterey, 2011. 833–838

    Google Scholar 

Download references

Acknowledgements

This work was supported by National Key Research and Development Plan (Grant No. 2016YFA02-02101); Huawei Technologies Co., Ltd., Hangzhou, China; National Natural Science Foundation of China (Grant No. 61421005); and National High-Tech R&D Program (863 Program) (Grant No. 2015AA016501).

Author information

Authors and Affiliations

  1. Institute of Microelectronics, Peking University, Beijing, 100871, China

    Kunliang Wang, Gang Du, Wangyong Chen & Xiaoyan Liu

  2. Huawei Technologies Co., Ltd., Hangzhou, China

    Zhiyuan Lun

Authors
  1. Kunliang Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Gang Du
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Zhiyuan Lun
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Wangyong Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Xiaoyan Liu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Gang Du.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Wang, K., Du, G., Lun, Z. et al. Modeling of program Vth distribution for 3-D TLC NAND flash memory. Sci. China Inf. Sci. 62, 42401 (2019). https://doi.org/10.1007/s11432-018-9490-1

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s11432-018-9490-1

Keywords

Search

Navigation

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy