Skip to content

Commit 3270d85

Browse files
xorbitdpgeorge
xorbit
authored and
dpgeorge
committed
rp2/boards: Add SIL_RP2040_SHIM board by Silicognition LLC.
Add new board Silicognition RP2040-Shim, RP2040 with 4 MB of flash and W5500 drivers included and configured by default for use with the Silicognition PoE-FeatherWing. Co-authored-by: Matt Trentini <matt.trentini@gmail.com> Signed-off-by: Patrick Van Oosterwijck <patrick@silicognition.com>
1 parent c51081c commit 3270d85

File tree

6 files changed

+102
-0
lines changed

6 files changed

+102
-0
lines changed

‎ports/rp2/boards/SIL_RP2040_SHIM/board.json

Lines changed: 21 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,21 @@
1+
{
2+
"deploy": [
3+
"deploy.md"
4+
],
5+
"docs": "",
6+
"features": [
7+
"Dual-core",
8+
"RGB LED",
9+
"External Flash",
10+
"USB"
11+
],
12+
"images": [
13+
"rp2040-shim-product.jpg",
14+
"RP2040-Shim-pinout.png"
15+
],
16+
"mcu": "rp2040",
17+
"product": "RP2040-Shim",
18+
"thumbnail": "",
19+
"url": "https://silicognition.com/Products/rp2040-shim/",
20+
"vendor": "Silicognition LLC"
21+
}

‎ports/rp2/boards/SIL_RP2040_SHIM/deploy.md

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
### Flashing via UF2 bootloader
2+
3+
To get the board in bootloader mode ready for the firmware update, execute
4+
`machine.bootloader()` at the MicroPython REPL. Alternatively, double press
5+
the reset button SW1. The uf2 file below should then be copied to the USB mass
6+
storage device that appears. Once programming of the new firmware is complete
7+
the device will automatically reset and be ready for use.

‎ports/rp2/boards/SIL_RP2040_SHIM/manifest.py

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,3 @@
1+
include("$(PORT_DIR)/boards/manifest.py")
2+
3+
require("bundle-networking")

‎ports/rp2/boards/SIL_RP2040_SHIM/mpconfigboard.cmake

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,5 @@
1+
# cmake file for Silicognition RP2040-Shim
2+
set(PICO_BOARD none)
3+
set(MICROPY_PY_NETWORK_WIZNET5K W5500)
4+
set(MICROPY_PY_LWIP 1)
5+
set(MICROPY_FROZEN_MANIFEST ${MICROPY_BOARD_DIR}/manifest.py)

‎ports/rp2/boards/SIL_RP2040_SHIM/mpconfigboard.h

Lines changed: 43 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,43 @@
1+
// Board config for Silicognition RP2040-Shim
2+
3+
#define MICROPY_HW_BOARD_NAME "Silicognition RP2040-Shim"
4+
#define PICO_BOOT_STAGE2_CHOOSE_GENERIC_03H 1
5+
#ifndef PICO_FLASH_SIZE_BYTES
6+
#define PICO_FLASH_SIZE_BYTES (4 * 1024 * 1024)
7+
#endif
8+
#define MICROPY_HW_FLASH_STORAGE_BYTES (3 * 1024 * 1024)
9+
10+
#define MICROPY_HW_USB_VID (0x1209)
11+
#define MICROPY_HW_USB_PID (0xF502)
12+
#undef PICO_RP2040_B0_SUPPORTED
13+
#define PICO_RP2040_B0_SUPPORTED 0
14+
15+
// Bus configuration
16+
#define MICROPY_HW_I2C0_SCL (17)
17+
#define MICROPY_HW_I2C0_SDA (16)
18+
19+
#define MICROPY_HW_SPI0_SCK (18)
20+
#define MICROPY_HW_SPI0_MOSI (19)
21+
#define MICROPY_HW_SPI0_MISO (20)
22+
23+
#define MICROPY_HW_SPI1_SCK (10)
24+
#define MICROPY_HW_SPI1_MOSI (11)
25+
#define MICROPY_HW_SPI1_MISO (12)
26+
27+
// Enable networking
28+
#define MICROPY_PY_NETWORK (1)
29+
#define MICROPY_PY_NETWORK_HOSTNAME_DEFAULT "RP2040-Shim"
30+
31+
// Wiznet HW config
32+
#define MICROPY_HW_WIZNET_SPI_ID (1)
33+
#define MICROPY_HW_WIZNET_SPI_BAUDRATE (20 * 1000 * 1000)
34+
#define MICROPY_HW_WIZNET_SPI_SCK (10)
35+
#define MICROPY_HW_WIZNET_SPI_MOSI (11)
36+
#define MICROPY_HW_WIZNET_SPI_MISO (12)
37+
#define MICROPY_HW_WIZNET_PIN_CS (21)
38+
// Since the PoE-FeatherWing doesn't connect RST, map RST by
39+
// default to an unused pin
40+
#define MICROPY_HW_WIZNET_PIN_RST (9)
41+
42+
// NeoPixel GPIO23, power not toggleable
43+
// Red user LED GPIO22

‎ports/rp2/boards/SIL_RP2040_SHIM/pins.csv

Lines changed: 23 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,23 @@
1+
A0,GPIO29
2+
A1,GPIO28
3+
A2,GPIO27
4+
A3,GPIO26
5+
D24,GPIO24
6+
D25,GPIO25
7+
SCK,GPIO10
8+
MOSI,GPIO11
9+
MISO,GPIO12
10+
D0,GPIO1
11+
D1,GPIO0
12+
D4,GPIO6
13+
SDA,GPIO16
14+
SCL,GPIO17
15+
D5,GPIO18
16+
D6,GPIO19
17+
D9,GPIO20
18+
D10,GPIO21
19+
D11,GPIO15
20+
D12,GPIO14
21+
D13,GPIO22
22+
LED,GPIO22
23+
NEOPIXEL,GPIO23

0 commit comments

Comments
 (0)
pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy