Verilator open-source SystemVerilog simulator and lint system
-
Updated
Jun 18, 2025 - C++
#
verilator
Here are 164 public repositories matching this topic...
RISC-V CPU Core (RV32IM)
-
Updated
Sep 18, 2021 - Verilog
A small, light weight, RISC CPU soft core
-
Updated
Feb 6, 2025 - Verilog
32-bit Superscalar RISC-V CPU
linux asic cpu fpga verilog xilinx superscalar in-order risc-v branch-prediction coremark rv32i verilator riscv-linux rv32im artix-7 pipelined-processors
-
Updated
Sep 18, 2021 - Verilog
VeeR EH1 core
fpga processor riscv rtl risc risc-v open-source-hardware fusesoc verilator riscv32 western-digital axi4 ahb-lite asic-design veer
-
Updated
May 29, 2023 - SystemVerilog
An abstraction library for interfacing EDA tools
fpga simulation vhdl eda verilog xilinx synthesis vivado altera systemverilog icestorm lattice icarus-verilog modelsim ghdl yosys verilator riviera-pro fossi spyglass
-
Updated
Jun 16, 2025 - Python
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
asic fpga async verification verilog synthesis icarus-verilog fifo cdc hdl verilog-hdl fifo-queue fifo-cache verilator asic-design cross-clock-domain
-
Updated
Apr 30, 2024 - Verilog
HDL support for VS Code
ctags vscode verilog vivado systemverilog icarus-verilog modelsim hacktoberfest verilog-hdl iverilog bluespec-systemverilog verilator language-server-client systemverilog-support svls
-
Updated
Jun 19, 2025 - TypeScript
A simple, basic, formally verified UART controller
-
Updated
Jan 29, 2024 - Verilog
SD-Card controller, using either SPI, SDIO, or eMMC interfaces
spi-interface fpga verilog sd-card sdio wishbone verilog-components verilator axi emmc wishbone-bus sd-interface
-
Updated
Apr 24, 2025 - Verilog
VeeR EL2 Core
fpga processor riscv rtl risc-v open-source-hardware fusesoc verilator riscv32 western-digital axi4 ahb-lite asic-design el2
-
Updated
Jun 6, 2025 - SystemVerilog
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
cmake asic fpga cpp verification rtl verilog xilinx vivado systemverilog systemc unit-tests hdl modelsim uvm verilator quartus testing-rtl
-
Updated
Nov 25, 2019 - SystemVerilog
A utility for Composing FPGA designs from Peripherals
-
Updated
Dec 23, 2024 - C++
Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!
-
Updated
Jun 16, 2025 - VHDL
A wishbone controlled scope for FPGA's
-
Updated
Jan 12, 2024 - Verilog
Improve this page
Add a description, image, and links to the verilator topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the verilator topic, visit your repo's landing page and select "manage topics."