0% found this document useful (0 votes)
83 views6 pages

Verification of Logic Gates

The document describes an experiment to verify the operation of various logic gates. It lists the equipment needed including integrated circuits for AND, OR, NOT, NAND, NOR, EXOR and EXNOR gates. It provides the pin diagrams, symbols and truth tables for each gate. The procedure involves testing the ICs, connecting the appropriate pins for inputs and outputs, and observing the output for different input combinations to verify the truth tables.

Uploaded by

arulaalan
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
83 views6 pages

Verification of Logic Gates

The document describes an experiment to verify the operation of various logic gates. It lists the equipment needed including integrated circuits for AND, OR, NOT, NAND, NOR, EXOR and EXNOR gates. It provides the pin diagrams, symbols and truth tables for each gate. The procedure involves testing the ICs, connecting the appropriate pins for inputs and outputs, and observing the output for different input combinations to verify the truth tables.

Uploaded by

arulaalan
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 6

VERIFICATION OF LOGIC GATES

AIM: To verify the operation of AND, OR, NOT, NAND, NOR, EXOR, EXNOR gates. EQUIPMENTS & COMPONENTS REQUIRED: Sl. No. 1 2 3 Equipments & Components Digital IC Trainer Kit ICs 7408, 7432, 7404, 7400, 7402, 7486, 74286 Connecting wires Quantity 1 1 each As Required

THEORY: Basic gates like AND, OR, NOT, etc. form the building blocks of complicate ICs. They are generally available as quadrature ICs. NOR and NAND gates are called the universal gates, as any other gate may be realized using these. GATES AND THEIR CHARACTERISTICS AND: output is high when both the inputs are high OR: output is high if any input is high NOT: output is invert of input NAND: output is high when one or both the inputs are high NOR: output is high when both inputs are low XOR: output is high when one of the inputs is high XNOR: output is high when both inputs are identical PROCEDURE: 1. Test all the ICs using IC tester. 2. Connect VCC and the ground. 3. Connect the appropriate pins to the input and output LEDs and switches. 4. Give various combinations of the inputs and observe the output and verify the truth table. 5. Repeat the above steps for all the ICs.

PIN DIAGRAM, SYMBOL & TRUTH TABLE: (1) IC 7408 - AND Gate
14 13 12 11 10 9 8

Vcc

IC 7408

GND

6 7

A
1 3 2

Y=AB

A 0 0 1 1

B 0 1 0 1

Y 0 0 0 1

(2) IC 7432 - OR Gate


14 13 Vcc 12 11 10 9 8

IC 7432

GND 1 2 3 4 5 6

A
1 2

Y=A+B
3

A 0 0 1 1

B 0 1 0 1

Y 0 1 1 1

(3) IC 7404 - NOT Gate


14

13

12

11

10

Vcc

IC 7404

GND
1 2 3 4 5 6 7

A
1 2

Y=A

A 0 1

Y 1 0

(4) IC 7400 - NAND Gate


14 13 12 11 10 9 8

Vcc

IC 7400

GND
1 2 3 4 5 6 7

A
1 2

Y= (A.B)
3

A 0 0 1 1

B 0 1 0 1

Y 1 1 1 0

(5) IC 7402 - NOR Gate


14 13 12 11 10 9 8

Vcc

IC 7402

GND
1 2 3 4 5 6 7

A
2 1 3

Y= A+B

A 0 0 1 1

B 0 1 0 1

Y 1 0 0 0

(6) IC 7486 - EX-OR Gate

14 13 12 11 10 9 8

Vcc

IC 7486

GND
1 2 3 4 5 6 7

A
1 2

Y=A + B
3

A 0 0 1 1

B 0 1 0 1

Y 0 1 1 0

(7) IC 74286 - EX-NOR Gate


14 13 12 11 10 9 8

Vcc

IC 74286

GND
1 2 3 4 5 6 7

1 3 2

Y=A

A 0 0 1 1

B 0 1 0 1

Y 1 0 0 1

RESULT:

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy