0% found this document useful (0 votes)
156 views6 pages

Logic Design Styles: Dinesh Sharma

The document describes cascade voltage switch logic (CVSL), a logic design style that avoids static power consumption. It works by having two pseudo-nMOS circuits drive each other's pMOS transistors. When one circuit's output is low, it turns on the other's pMOS. This cross-coupled configuration ensures one pMOS is always on to avoid consuming static power. Like CMOS, there is no static power usage, and it provides true and complement outputs like dual rail logic.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
156 views6 pages

Logic Design Styles: Dinesh Sharma

The document describes cascade voltage switch logic (CVSL), a logic design style that avoids static power consumption. It works by having two pseudo-nMOS circuits drive each other's pMOS transistors. When one circuit's output is low, it turns on the other's pMOS. This cross-coupled configuration ensures one pMOS is always on to avoid consuming static power. Like CMOS, there is no static power usage, and it provides true and complement outputs like dual rail logic.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 6

Cascade Voltage Switch Logic

Logic Design Styles

Dinesh Sharma

Microelectronics Group, EE Department


IIT Bombay, Mumbai

July 26, 2016

Dinesh Sharma Logic Design Styles


Cascade Voltage Switch Logic

Improving Pseudo nMOS

Vdd Vdd

Out Out
A

A B B

In the pseudo-nMOS NOR circuit on the left, static power is


consumed when the output is LOW
We would like to turn the pMOS off when A OR B is TRUE.
The OR logic can be constructed by using a Pseudo-nMOS
NAND of A and B as in the circuit on the right.
But then what about the pMOS drive of this circuit?

Dinesh Sharma Logic Design Styles


Cascade Voltage Switch Logic

Improving Pseudo nMOS

Vdd Vdd

Out Out
A

A B B

In the pseudo-nMOS NOR circuit on the left, static power is


consumed when the output is LOW
We would like to turn the pMOS off when A OR B is TRUE.
The OR logic can be constructed by using a Pseudo-nMOS
NAND of A and B as in the circuit on the right.
But then what about the pMOS drive of this circuit?

Dinesh Sharma Logic Design Styles


Cascade Voltage Switch Logic

Pseudo nMOS without Static Power


Vdd Vdd

Out Out
A

A B B

The output of the circuit on the right is LOW when both


A and B are HIGH (A = B = 0).
We would like to turn its pMOS off when NOR of A and B is
TRUE
But this can be provided by the circuit on the left!
So the two circuits can drive each others pMOS transistors
and avoid static power consumption.

Dinesh Sharma Logic Design Styles


Cascade Voltage Switch Logic

Pseudo nMOS without Static Power


Vdd Vdd

Out Out
A

A B B

The output of the circuit on the right is LOW when both


A and B are HIGH (A = B = 0).
We would like to turn its pMOS off when NOR of A and B is
TRUE
But this can be provided by the circuit on the left!
So the two circuits can drive each others pMOS transistors
and avoid static power consumption.

Dinesh Sharma Logic Design Styles


Cascade Voltage Switch Logic

Cascade Voltage Switch Logic


Vdd
This kind of logic is called Cascade Voltage
Out Out Switch Logic (CVSL).
It can use any network f and its
A complementary network f in the two
A B B cross-coupled branches.
Like CMOS static logic, there is no static power
consumption.
Like CPL, this logic requires both True and Complement
signals. It also provides both True and complement
outputs. (Dual Rail Logic).
Like pseudo nMOS, the inputs present a single transistor
load to the driving stage.
The circuit is self latching. This reduces ratioing
requirements.

Dinesh Sharma Logic Design Styles

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy