Scribd
Upload
63 views3 pages

Birla Institute of Technology & Science, Pilani Hyderabad Campus Second Semester 2018-2019 Course Handout (Part-II) 07-01-2019

This document provides details for the Microprocessor Programming & Interfacing course, including the instructor information, course description, textbooks, evaluation scheme, and policies. The course covers 8086-80486 microprocessor architecture, assembly programming, memory and I/O interfacing, interrupts, and programmable peripheral devices. Students will be evaluated through a midterm test, quizzes, labs, and a comprehensive final exam. Academic honesty is strictly enforced.

Uploaded by

Pri
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
63 views3 pages

Birla Institute of Technology & Science, Pilani Hyderabad Campus Second Semester 2018-2019 Course Handout (Part-II) 07-01-2019

This document provides details for the Microprocessor Programming & Interfacing course, including the instructor information, course description, textbooks, evaluation scheme, and policies. The course covers 8086-80486 microprocessor architecture, assembly programming, memory and I/O interfacing, interrupts, and programmable peripheral devices. Students will be evaluated through a midterm test, quizzes, labs, and a comprehensive final exam. Academic honesty is strictly enforced.

Uploaded by

Pri
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3

Birla Institute of Technology & Science, Pilani

Hyderabad Campus
Second Semester 2018-2019
Course Handout (Part-II)
07-01-2019

In addition to Part I (General Handout for all courses appended to the Time Table), this
portion gives further specific details regarding the course.

Course No. : CS/ECE/EEE/INSTR F241


Course Title : Microprocessor Programming & Interfacing
Instructor-in-charge : Soumya J
Team of Instructors : Suvadip batabyal, Syed Ershad Ahmed, Karumbaiah C Nanaiah,
Manish Narwaria, Ramakant, Sandeep Kumar, Anil Kumar U, G
Jayeshkumar Pintubhai, Pavankumar Reddy B, Pranjali
Gajbhiye, Samala Jagadheesh, Sanjay Vidhyadharan, Swapna
Challagundla

Course Description : 8086 - 80486 Programmers model, processor architecture; Instruction


set, modular assembly programming using subroutines, macros etc.; Timing diagrams ;
Concept of interrupts: hardware & software interrupts, Interrupt handling techniques,
Interrupt controllers; Types of Memory & memory interfacing; Programmable Peripheral
devices and I/O Interfacing ; DMA controller and its interfacing: Design of processor based
system.
Text Book:
T1: Barry B Brey, The Intel Microprocessors .Pearson, Eight Ed. 2009.
Reference book:
R1: Douglas V Hall, Microprocessor and Interfacing, TMH, Second Edition.
R2. Lyla B Das, The x86 Microprocessors: 8086 to Pentium, Multicores, Atom and the 8051
Microcontroller: Architecture, Programming and Interfacing, Second Edition
R3: 8086 family User Manual, Intel Corporation
Detailed Course Plan:

Lect. Learning Objectives Topics to be covered Reference to Text


No.
1. Introduction to Compute Architecture, Chapter 1 (T1), Chapter 1 (R1)
Microprocessor and Memory & I/O organization,
Microcomputers CISC/RISC processors

2-3 Microprocessor & its 8086 Microprocessor Chapter 2 (T1), Chapter 2


architecture (R1)
4-6 Assembly Addressing Modes Chapter 3 (T1)
Programming
7-12 Assembly Instruction Set & ALP Chapter 4-6, 8 (T1)
Programming
13-15 8086/8088 Hardware Pin Out, Modes of operation, Chapter 9 (T1)
Specifications Clocking, Buses
16-19 Memory Interface Memory Devices, Address Chapter -10 (T1)
Decoding- Memory
Interface
20-23 I/O Interfacing Basic I/O interfacing (I/O 11.1, 11.2 (T1)
mapped I/O and Memory
mapped I/O)
I/O port address decoding
24-26 Interrupts Types of interrupts, Vector 12.1, 12.2, (T1)
tables, Priority Schemes
27-29 Programmable 8255,8254,ADC,DAC, 8259 11.3-11.6 & 12.3 -12.6 (T1)
Peripheral Devices
30-31 DMA controller Basic Operation, 8237, Chapter -13 (T1)
Shared Bus, Disk Memory
Systems, Video Displays
32-33 Bus Interface ISA, PCI, Com, USB,AGP Chapter 15 (T1)
34-36 Advanced Processors 80186-80286 Chapter 16 (T1), Chapter 15
(R1)
37-39 Advanced Processors 80386-80486 Chapter 17 (T1), Chapter 15
(R1)

Evaluation Scheme:

Weightage (%) Nature of


Component Duration Date & Time
and Marks Component

1 ½ Hour 11/3 Closed Book


Midsem Test 25% (75) 11.00 -12.30 PM
---- Will be announced Closed Book
Quizzes (3) 15% (45)
Demo/Practicals/
Day to Day
2hrs/week 10% (30) Evaluation
(Open Book)
LAB component
LAB Exam 10% (30) Will be announced Closed Book
Closed+Open
Comprehensive Exam 3 Hours 01/05 AN
20% +20%(120) Book
TOTAL 100% (300)

Make-up Policy: There will no make-ups unless for genuine reasons. Prior Permission of the Instructor-in-
Charge is required to take a make-up for any component. A make-up test shall be granted only in genuine cases
as per institute guidelines.

NO make-up is allowed for quizzes.

Chamber Consultation Hour: Will be announced in the class.

Notices: Notices concerning to this course will be on CMS.


Academic Honesty and Integrity Policy: Academic honesty and integrity are to be
maintained by all the students throughout the semester and no type of academic dishonesty is
acceptable.
Dr. Soumya J
Instructor-in-charge
(CS/EEE/ECE/INSTR F241)

You might also like

pFad - Phonifier reborn

Pfad - The Proxy pFad of © 2024 Garber Painting. All rights reserved.

Note: This service is not intended for secure transactions such as banking, social media, email, or purchasing. Use at your own risk. We assume no liability whatsoever for broken pages.


Alternative Proxies:

Alternative Proxy

pFad Proxy

pFad v3 Proxy

pFad v4 Proxy