Electronic Devices and Circuits Lab Manual PDF
Electronic Devices and Circuits Lab Manual PDF
in JNTU World
ld
Laboratory Manual
or
Electronic Devices & Circuits
W
TU
Manual made by
JNTU World Team
JN
ld
or
W
TU
JN
FOREWORD
It is my great pleasure to present this laboratory manual for second year engineering students for the subject of
Electronic Devices &circuits-I to understand and visualize the basic concepts of various circuits using ICs.
Electronic Devices &circuits-I covers basic concepts of electronics. This being a core subject, it becomes very
essential to have clear theoretical and designing aspects.
ld
This lab manual provides a platform to the students for understanding the basic concepts of electronic devices and
circuits. This practical background will help students to gain confidence in qualitative and quantitative approach to
electronic circuits.
or H.O.D
ECT Dept
W
TU
JN
This manual is intended for the Second Year students of ECT/IE branches in the subject of
Electronic Devices & Circuits-I. This manual typically contains practical/ Lab Sessions related to
Electronic Devices & Circuits covering various aspects related to the subject for enhanced
understanding.
ld
Students are advised to thoroughly go through this manual rather than only topics mentioned in the
syllabus as practical aspects are the key to understanding and conceptual visualization of
theoretical aspects covered in the books.
or
Good Luck for your enjoyable Laboratory Sessions.
W
TU
JN
SUBJECT INDEX:
ld
factor.
4. To determine h parameter for CE configuration.
5. To determine voltage gain, current gain, input impedance and output impedance of
common Emitter amplifier.
or
6. To study BJT fixed bias with & without emitter resistor.
7. Plot Characteristic of CSFET, determine amplification factor, transconductance
and amplification factor
8. Determine Input and Output impedance, and voltage and current gain for CSFET
W
3. Quiz
4. Conduction of viva voce examination
5. Evaluation & marking scheme
TU
JN
ld
2. Read carefully the power ratings of the equipment before it is switched ON, whether
ratings 230 V/50 Hz or 115V/60 Hz. For Indian equipment, the power ratings are normally
230V/50Hz. If you have equipment with 115/60 Hz ratings, do not insert power plug, as our
normal supply is 230V/50Hz., which will damage the equipment.
or
3. Observe type of sockets of equipment power to avoid mechanical damage.
2. Students should be instructed to switch on the power supply after getting the
checked by the lab assistant / teacher. After the experiment is over, the students
must hand over the circuit board, wires, CRO probe to the lab assistant/teacher.
TU
ld
Aim :- To plot VI characteristic of junction diode and Zener diode.
or
Circuit Diagram :-
R1
1k
W A
a +
Vf D1 10V
+
DIODE -
30V
TU
Procedure:-
1. Connect the circuit as shown in fig.
2. By varying applied voltage measure corresponding reading for voltage &
JN
current.
3. Plot the graph of voltage & forward current.
Observations:-
ld
Applied voltage O/P Voltage Current
Vdc ( V) Vf ( V) If ( mA)
or
W
TU
Aim :- For half wave rectifier with capacitor filter find line and load regulation
and ripple factor.
ld
Apparatus :- D.C.regulated power supply (0-30V) , Diode(1N4007),
Resistance (820 Ω), voltmeter,voltmeter,inductor, capacitor (100 microfarad)
oscilloscope, Connecting wires.
Circuit Diagram :-
or
W
TU
JN
Procedure:-
1. Connect the circuit as shown in fig.
2. By varying applied voltage measure corresponding reading for voltage &
current.
3. Observe the output DC voltage and calculate ripple factor
4. by varying resistive load observe the change in output voltage, and calculate load regulation.
Observations:-
ld
or
W
Result:- Write down the conclusion based on the reading of load and line regulations in terms of
TU
efficiency .
JN
10
Aim :- For Bridge rectifier with capacitor filter find line and load regulation and
ripple factor.
ld
Apparatus :- D.C.regulated power supply (0-30V) , Diode(1N4007), inductor,
capacitor(100 microfarad),Resistance (820 Ω), voltmeter,voltmeter, oscilloscope,
Connecting wires.
Circuit Diagram :-
or
W
TU
JN
11
Procedure:-
1. Connect the circuit as shown in fig.
2. By varying applied voltage measure corresponding reading for voltage &
current.
3. Observe the output DC voltage and calculate ripple factor
4. by varying resistive load observe the change in output voltage, and calculate load regulation.
ld
Observations:-
or
W
TU
Result:- Write down the conclusion based on the reading of load and line regulations in terms of
efficiency .
JN
12
TRANSISTOR CE CHARACTERSTICS
AIM: 1. To draw the input and output characteristics of transistor connected in
CE configuration
2. To find h parameters of the given transistor.
ld
APPARATUS:
Transistor (BC 107)
Regulated Power Supply (O-15/30V) 2Nos
or
Voltmeters (0-20V) 2Nos
Ammeters (0-200μA), (0-500mA)
Resistors 1Kohm, 100ohm
Bread board
THEORY:
W
A transistor is a three terminal device. The terminals are emitter, base,
collector. In common emitter configuration, input voltage is applied between base and
emitter terminals and output is taken across the collector and emitter terminals.
Therefore the emitter terminal is common to both input and output.
TU
The input characteristics resemble that of a forward biased diode curve. This
is expected since the Base-Emitter junction of the transistor is forward biased. As
compared to CB arrangement IB increases less rapidly with VBE . Therefore input
resistance of CE circuit is higher than that of CB circuit.
The output characteristics are drawn between Ic and VCE at constant IB. the
JN
collector current varies with VCE unto few volts only. After this the collector current
becomes almost constant, and independent of V CE. The value of VCE up to which the
collector current changes with V CE is known as Knee voltage. The transistor always
operated in the region above Knee voltage, I C is always constant and is approximately
equal to IB.
The current amplification factor of CE configuration is given by
Β = ΔIC/ΔIB
13
CIRCUIT DIAGRAM:
ld
or
PROCEDURE:
INPUT CHARECTERSTICS:
1. Connect the circuit as per the circuit diagram.
W
2. For plotting the input characteristics the output voltage VCE is kept constant at 2V
and for different values of VBE Note down the values of IC.
3. Tabulate all the readings.
4. Plot the graph between VBE and IB for constant VCE.
TU
OUTPUT CHARACTERSTICS:
1. Connect the circuit as per the circuit diagram
2. For plotting the output characteristics the input current IB is kept constant at 20μA
and for different values of VCE note down the values of IC.
3. Tabulate the all the readings.
4. Plot the graph between VCE and IC for constant IB.
JN
14
OBSERVATIONS:
INPUT CHARACTERISTICS:
VCE = 2V
S.NO
VBE(V) IB(μA)
ld
or
OUT PUT CHAREACTARISTICS:
IB = 20 μA
W
S.NO
VCE(V) IC(mA)
TU
JN
15
MODEL GRAPHS:
INPUT CHARACTERSTICS:
ld
or
W
OUTPUT CHARECTERSTICS:
TU
JN
16
PRECAUTIONS:
1. The supply voltage should not exceed the rating of the transistor
2. Meters should be connected properly according to their polarities
RESULT:
ld
1. The input and out put characteristics of a transistor in CE configuration are
Drawn
2. The h parameters of a given transistor are calculated
or
W
TU
JN
17
Aim: To determine voltage gain, current gain, input impedance and output
impedance of common Emitter amplifier.
Apparatus :- D.C. regulated power supply (0-30V) ,Resistance (1000 Ω), voltmeter, breadboard,
Transistor (BC548),capacitor (100 microfarad), oscilloscope, Connecting wires.
ld
Circuit Diagram :-
or
W
TU
JN
Procedure:-
1. Connect the circuit as shown in fig.
2. Apply the sin wave input in between base and emitter
3. Observe the amplified output across collector and emitter
4. Calculate voltage gain, current gain, input impedance, output impedance
18
Theory:
ld
input impedance
(ri) = r(pi)||R(B)
or
ouput impedance
(ro) = Rc || ro
W
current gain
Ai = Io
Iin
TU
Observations:-
Conclusion:
1. Input impedance is moderately large , output impedance is fairly large.
19
Aim :- To study BJT fixed bias with & without emitter resistor.
.
ld
RB2=180k, RC=470Ω, RE=180 Ω, bulb ,
Supply voltage :+12V, Ammeter (0-100μA)(0-25mA),
Voltmeter(0-15V)
Circuit Diagram :-
or
V1
10V
+V
RC
RB1
100k
W
RB2
470
180K
1 2
Q1
TU
NPN
RE
180K
JN
20
Procedure:-
1. Study the circuit provided on the front panel of the kit & connect the
ammeter voltmeter as shown in circuit diagram.
2. Connect Base of transistor to base resistor RB1 and Emitter to point 2
(ground) , by using patch cords the circuit becomes Fixed Bias. Calculate
the theoretical value of currents & voltages and note the corresponding
values as per observation table , by observing ammeter & voltmeter
ld
readings.
3. Now , connect the Emitter resistor RE in the circuit & select R=R B1,the circuit becomes Fixed
or
Bias with Emitter Resistor .Repeat the above procedure & note the ammeter voltmeter reading as
per observation table.
RB =RB1 =--
-------- ------ ------ ------
mA mA mA
RB =RB2
JN
=--------
-- ------ ------ ------
mA mA mA
21
ld
Ω.
RB , RE +RC RE +RB/ β
or
VC= VCC - IC R C , VE= IE RE ≈ IE RE , VCE= VC - VE
S= 1+ β
W 1+ β RE
, RE +RC
TU
RB =RB1
=-----
---
JN
RB =RB2
=-----
---
Result:- The stability factor for fixed bias & fixed bias with emitter resistor is found to be -----
------&----------- respectively.
22
FET CHARACTERISTICS
ld
AIM: a). To draw the drain / output and transfer characteristics of a given FET.
b). To find the drain resistance (rd) amplification factor (μ) and
Tran conductance (gm) of the given FET.
or
APPARATUS: FET
Regulated power supply
Voltmeter (0-20V)
W
Ammeter (0-100mA)
Bread board
Connecting wires
THEORY:
A FET is a three terminal device, having the characteristics of high input impedance
TU
and less noise, the Gate to Source junction of the FET s always reverse biased. In
response to small applied voltage from drain to source, the n-type bar acts as sample
resistor, and the drain current increases linearly with VDS. With increase in ID the ohmic
voltage drop between the source and the channel region reverse biases the junction
and the conducting position of the channel begins to remain constant. The V DS at this
JN
23
CIRCUIT DIAGRAM
ld
or
W
PROCEDURE:
1. All the connections are made as per the circuit diagram.
2. To plot the drain / output characteristics, keep VGS constant at 0V.
3. Vary the VDD in step of 1V up to 10V and observe the values of VDS and ID.
TU
the formula
rd = ∆VDS/∆ID
9. From transfer characteristics, calculate the value of transconductace (gm) By using
the formula
Gm=∆ID/∆VDS
10. Amplification factor (μ) = dynamic resistance. Tran conductance
μ = ∆VDS/∆VGS
24
OBSERVATIONS:
DRAIN CHARACTERISTICS:
ld
S.NO VGS=0V
VDS(V) ID(mA)
or
W
TRANSFER CHARACTERISTICS:
S.NO VDS=1V
TU
25
MODEL GRAPH:
ld
TRANSFER CHARACTERISTICS
or
W
TU
OUTPUT CHARACTERISTICS
JN
26
ld
PRECAUTIONS:
or
W
1. The three terminals of the FET must be carefully identified
2. Practically FET contains four terminals, which are called source, drain, Gate,
substrate.
3. Source and case should be short circuited.
TU
RESULT :
1. The drain / output and transfer characteristics of a given FET are drawn
2. The dynamic resistance (rd), amplification factor (μ) and Tran conductance (gm)
JN
27
Aim: Determine Input and Output impedance, and voltage and current gain for
CSFET
Apparatus: D.C. regulated power supply (0-30V) ,Resistance (1000 Ω), voltmeter, breadboard,
ld
JFET,capacitor (100 microfarad), oscilloscope, Connecting wires.
Circuit Diagram :-
or
W
TU
Procedure:-
1. Connect the circuit as shown in fig.
2. Apply the sin wave input in between base and emitter
3. Observe the amplified output across collector and emitter
4. Calculate voltage gain, current gain, input impedance, output impedance
JN
28
Theory:
The input signal, (Vin) of the common source JFET amplifier is applied between the
Gate terminal and the zero volts rail, (0v). With a constant value of gate
voltage Vg applied the JFET operates within its "Ohmic region" acting like a linear
resistive device.
The drain circuit contains the load resistor, Rd. The output voltage, Vout is
ld
developed across this load resistance.
The efficiency of the common source JFET amplifier can be improved by the
addition of a resistor, Rs included in the source lead with the same drain current
or
flowing through this resistor. Resistor, Rs is also used to set the JFET amplifiers
"Q-point".
Observations:-
W
Input voltage Output voltage
1.
2.
3.
TU
Conclusion: write down the effect of high input impedance and low output
impedance.
JN
29
ld
or
W
3.Quiz on the subject:-
Q:2 under normaloperating voltage , the reverse current in a silicon diode is about
(a) 10mA
(b) 1μA
JN
(c) 1000 μA
(d) none of these
30
(a) heavily
(b) lightly
(c) moderately
(d) none of these
Q:5 The biasing circuit which gives best stability to the Q point is
(a) base resistor biasing
(b) feedback resistor biasing
(c) potential divider biasing
ld
(d) emitter resistor biasing
or
(d) 100
31
ld
or
W
4. Conduction of Viva-Voce Examinations:
Teacher should conduct oral exams of the students with full preparation. Normally, the objective
questions with guess are to be avoided. To make it meaningful, the questions should be such that
depth of the students in the subject is tested. Oral examinations are to be conducted in cordial
environment amongst the teachers taking the examination. Teachers taking such examinations
should not have ill thoughts about each other and courtesies should be offered to each other in
TU
case of difference of opinion, which should be critically suppressed in front of the students.
Basic honesty in the evaluation and marking system is absolutely essential and in the process
JN
impartial nature of the evaluator is required in the examination system to become. It is a primary
responsibility of the teacher to see that right students who are really putting up lot of hard work
with right kind of intelligence are correctly awarded.
The marking patterns should be justifiable to the students without any ambiguity and teacher
should see that students are faced with just circumstances.
32
ld
or
W
TU
JN
33