REV. 2.

1 FS9721_LP3-DS-21_EN MAY 2014

'

y
ef e NE
Datasheet

FS9721_LP3

nl
en es
O
r R ro TU
4,000 counts auto range DMM IC
er rti
ce
Fo P R
FO

p
 FS9721_LP3

Fortune Semiconductor Corporation

富晶電子股份有限公司
23F., No.29-5, Sec. 2, Zhongzheng E. Rd.,
Danshui Town, Taipei County 251, Taiwan
Tel.：886-2-28094742
Fax：886-2-28094874
www.ic-fortune.com

'

y
ef e NE

nl
en es
O
r R ro TU
er rti
ce
Fo P R
FO

This manual contains new product information. Fortune Semiconductor Corporation reserves the rights to
modify the product specification without further notice. No liability is assumed by Fortune Semiconductor
Corporation as a result of the use of this product. No rights under any patent accompany the sale of the
product.

Rev. 2.1 2/39

 FS9721_LP3

Contents

1. INTRODUCTION ........................................................................................................................................ 4
2. FEATURES ................................................................................................................................................. 4
3. MEASURABLE MODES............................................................................................................................. 4
4. APPLICATION FIELD................................................................................................................................. 5
5. BLOCK DIAGRAM ..................................................................................................................................... 5

'
6. PIN DIAGRAM ............................................................................................................................................ 6

y
7.

ef e NE
PIN DESCRIPTION .................................................................................................................................... 6

nl
8. DICE PAD LAYOUT & PAD COORDINATE ............................................................................................... 9
9. （VDD=3V，
TECHNICAL SPECIFICATION（ ，TA=25℃
℃） .......................................................................... 10

en es
10. MEASUREMENT MODE SELECT ........................................................................................................... 11

O
r R ro TU
11. KEYS DEFINITION ................................................................................................................................... 13
12. OTHER FUNCTIONS ............................................................................................................................... 14
13. RS232 TRANSMISSION PROTOCOL ..................................................................................................... 14
er rti
ce
14. LCD DISPLAY -- FS9721_LP3(C2=LCDC2, C1=LCDC1) ....................................................................... 15
15. APPLICATION DESCRIPTION ................................................................................................................ 16
Fo P R

15.1 Common Use Circuitry ............................................................................................................... 16

16. PACKAGE OUTLINE................................................................................................................................ 33
FO

17. DEMO BOARD ......................................................................................................................................... 34

18. ORDERING INFORMATION ..................................................................................................................... 38
19. REVISION HISTORY ................................................................................................................................ 39

Rev. 2.1 3/39

 FS9721_LP3

1. Introduction
3
FS9721_LP3 is a high performance, low power consumption and 3 /4 digits (4000 Counts) Analog to
Digital Converter that built-in the microprocessor (ADC+MCU). It includes the 8 bits microprocessor, low
noise and high stability OPAMP, AC rectifier OPAMP, voltage promotion and regulated voltage power, high
regulated bandgap, auto measurement switch and function control circuit, buzzer driver circuit, clock
oscillation circuit, backlight display control circuit, LCD display driver circuit and so on.

With the microprocessor, FS9721_LP3 can process the logic function control via I/O ports, and through
the codes of MEA1〜MEA4 pins, it can assemble various measurement functions, as well as construct fully
auto measurement meter through the code settings. For the settings of Range, Select, Hold, Rel, BLCTR,
Hz/Duty and Reset keys, it can be fulfilled the measurement mode select, function switch, reading hold,
relative value measurement, backlight display, frequency and duty cycle measurement, reset and so on

'

y
functions by triggering these keys.

ef e NE
FS9721_LP3 has the serial data output function so that users can connect the meter and the

nl
equipment of computer for recording, analyzing, processing and printing the measuring data.

With regard to the auto power off function, when there is no action within 30 minutes on the switch or

en es
keys of the meter, the system will enter the sleep mode automatically to save the power. In the process of

O
using the meter, if it is not necessary to power off automatically, the function can also be cancelled in use.
r R ro TU
FS9721_LP3 is made by large integrated circuit technology so that rise greatly up the reliability of the
product, and make the design be simple and the volume be small. It takes low power voltage so as to be low
power consumption and is convenient to use the power supply of battery, especially is proper for the use on
er rti
the palm mode meter.

ce
FS9721_LP3 is a microprocessor-embedded and multifunctional measuring ADC so that just less
Fo P R

external components added, it can be a high accuracy, lots functions and low cost measuring meter.

2. Features
FO

2.1 Max. Display: 4000 Counts (3 3/4 digits).

2.2 Conversion Rate: 3 times/sec.
2.3 The Negative Indication: Auto.
2.4 Power Voltage Range: 2.4V〜 〜3.6V.
2.5 Chip Power Consumption: ≤6mW.
2.6 Low Battery Warning: Approx. 2.4V.
2.7 Buzzer Driver Circuit (Frequency is about 2.7kHz).
2.8 RS232 Serial Data Output
2.9 Embedded OPAMP for AC/DC conversion.
2.10 Function Keys: Range, Hold/BLCTR, Rel, Select, Hz/Duty, RS232 and Reset.
2.11 Unit Symbol and Backlight Display.
2.12 Auto Power-off.

3. Measurable Modes
3.1 DC Voltage: 400.0mV, 4.000V, 40.00V, 400.0V, 1000V.
3.2 AC Voltage: 400.0mV, 4.000V, 40.00V, 400.0V, 1000V.
3.3 DC Current: 400.0μA / 4000μA,40.00mA / 400.0mA,10.00A.
3.4 AC Current: 400.0μA / 4000μA,40.00mA / 400.0mA,10.00A,400.0A / 4000A.
3.5 Resistance: 400.0Ω, 4.000kΩ, 40.00kΩ, 400.0kΩ, 4.000MΩ, 40.00MΩ.
3.6 Capacitance: 51.20nF,512.0nF,5.120μF,51.20μF,100.0μF(15Sec).
3.7 Frequency: 5.120Hz,51.20Hz,512.0Hz,5.120kHz,51.20kHz,512.0kHz,5.120MHz.
3.8 Duty Cycle: 0.1%〜99.9%.
3.9 Diode: 0V〜1.5 V.
3.10 Open-Short Test: Sound when lower than 50Ω.

Rev. 2.1 4/39

 FS9721_LP3

4. Application Field
4.1 Auto Measurement Palm Digital Multimeter.
4.2 Auto Measurement Card Digital Multimeter.
4.3 Auto Measurement Pen Digital Multimeter.
4.4 Auto Measurement Clinch Meter (Hook Meter, Clamp Meter, etc.).
4.5 Number Panel Meter.

5. Block Diagram

'

y
ef e NE

nl
AC-to-DC Function,Range LCD Driver LCD Display
Converter Routers,Opamps,

en es
Comparators

O
&
r R ro TU
DMM Ohm Source
Signal Rotary Switch
Input
Conditioning Microprocessor and
Network
er rti
Push Button

ce
Voltage Double
External Voltage Regulator
Low Battery Detector
Fo P R

Regulation Oscillator
Network & &
Bandgap Reference Clock Generator
FO

BATTERY
CRYSTAL

Diagram 1 Block Diagram

Rev. 2.1 5/39

 FS9721_LP3

6. Pin Diagram

VDDA
SEG10
SEG11
SEG12
SEG13
SEG14
COM1

XOUT

RLCD
SEG1
SEG2
SEG3
SEG4
SEG5
SEG6
SEG7
SEG8
SEG9

VGG
TXD

XIN
NC

NC

NC

NC

CA

NC
VB
NC
CB
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
COM2 NC
81 50
COM3 NC
82 49
COM4 VDD
83 48
ENTX NC
84 47
BEEPER AGND
85 46
BLOUT NC
86 45
RST VSS
87 44

'
NC TSTA
88 43

y
ef e NE
REFI LCDC2
89 42
REFO
FTA
NC
90
91 FS9721_LP3 41
40
LCDC1
MEA1
MEA2

nl
92 39
FTB MEA3
93 38
FTC MEA4
94 37
TSTC CAP
95 36
OP1N HZ/DUTY

en es
96 35
NC HOLD
97 34

O
OP1O REL
98 33
r R ro TU
NC RANGE
99 32
OP2P SELECT
100 31
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
1
2
3
4
5
6
7
8
9
OP2N
NC
OP2O
ADIP
NC
ADIN
NC
SA
SGND
ADP
DT
NC
SMV
CRES1
RL
NC
RCAP
ONEK
NC
TENK
NC
HUNK
NC
ONEM
NC
TENM
CRES2
TSTB
ADPC1
ADPC2
er rti
ce Diagram 2 100PIN Package
Fo P R

7. Pin Description
FO

Package Pad
SYMBOL I/O Description
100 78
1 1 OP2N I The Negative Input of DC/AC Converter Operation Amplifier
2 NC Empty Pin
3 2 OP2O O Output of DC/AC Converter Operation Amplifier
4 3 AD1P I ADC Positive Input of AC Measurement
5 NC Empty Pin
6 4 AD1N I ADC Negative Input of AC Measurement
7 NC Empty Pin
8 5 SA I ADC Input of Current Measurement
9 6 SGND I ADC Negative Input of Analog Ground Connection
10 7 ADP I Additional ADC Positive Input
11 8 DT I/O Connecting Point of Voltage Division Resistance of Diode
Measurement
12 NC Empty Pin
13 9 SMV I High Resistance Voltage Input / ADC Positive Input of Resistance
Measurement / Connecting Point of Voltage Division Resistance of
Diode Measurement
14 10 CRES1 I/O Wave Filter Capacitance Connecting Point of Measuring Point of
Resistance Measurement
15 11 RL I The Negative Input of Voltage Reference of Resistance
Measurement
16 12 NC Empty Pin
17 13 RCAP I/O Calibrating Resistance Connecting Point of Capacitance
Measurement
18 14 ONEK I/O Resistance 1.001KΩ Connecting Point of Voltage and Resistance

Rev. 2.1 6/39

 FS9721_LP3

Measurement
19 NC Empty Pin
20 15 TENK I/O Resistance 10.010KΩ Connecting Point of Voltage and
Resistance Measurement
21 NC Empty Pin
22 16 HUNK I/O Resistance 101.010KΩ Connecting Point of Voltage and
Resistance Measurement
23 NC Empty Pin
24 17 ONEM I/O Resistance 1.111MΩ Connecting Point of Voltage and Resistance
Measurement
25 NC Empty Pin

'
26 18 TENM I/O Resistance 10.000MΩ Connecting Point of Voltage and

y
27

ef e NE19 CRES2 I/O

Resistance Measurement
Capacitance Connecting Point of Regulated Voltage Source of
Voltage and Resistance Measurement

nl
28 20 TSTB I Current Measurement Mode Select (See 15.13 “Current
Measurement”)
29 21 ADPC1 I Max. Input Voltage 400mV/40mV Select (See 10.4)

en es
30 22 ADPC2 I Measure Signals DC/AC Select (See 10.4)

O
r R ro TU
31 23 SELECT I Measurement Function Select
32 24 RANGE I Auto/Manual Switch Select
33 25 REL I Hold Relative Value
34 26 HOLD I Reading Hold/ Backlight Control
er rti
35 27 HZ/DUTY I Frequency/Duty Cycle Measurement Select
36
37

ce
28
29
CAP
MEA4
I
I
Capacitance Measurement Function Select
Measurement Function Select
Fo P R

38 30 MEA3 I Measurement Function Select

39 31 MEA2 I Measurement Function Select
40 32 MEA1 I Measurement Function Select
FO

41 33 LCDC1 I Self-defined Symbol Display Assembly with LCDC2 (See 10.3)

42 34 LCDC2 I Self-defined Symbol Display Assembly with LCDC1 (See 10.3)
43 35 TSTA I Testing Pin
44 36 VSS I The Negative Input of Power Source
45 NC Empty Pin
46 37 AGND I Analog Signal Ground Connection
47 NC Empty Pin
48 38 VDD I The Positive Input of Power Source
49 NC Empty Pin
50 NC Empty Pin
51 NC Empty Pin
52 39 VB I Bias Current Input
53 NC Empty Pin
54 40 CB I/O The Negative Connecting Point of Double Voltage Capacitance
55 41 CA I/O The Positive Connecting Point of Double Voltage Capacitance
56 42 VGG O Double Voltage Circuit Output
57 NC Empty Pin
58 43 VDDA O Regulated Power Output/Analog Power Source
59 44 RLCD I The Connecting Point of LCD Driver Voltage Adjusting Resistance
60 NC Empty Pin
61 45 XIN I Oscillator Connecting Point
62 46 XOUT O Oscillator Connecting Point
63 NC Empty Pin
64 47 TXD O RS232 Serial Data Output
65 NC Empty Pin
66 48 SEG14 O Segment 14
67 49 SEG13 O Segment 13

Rev. 2.1 7/39

 FS9721_LP3

68 50 SEG12 O Segment 12
69 51 SEG11 O Segment 11
70 52 SEG10 O Segment 10
71 53 SEG9 O Segment 9
72 54 SEG8 O Segment 8
73 55 SEG7 O Segment 7
74 56 SEG6 O Segment 6
75 57 SEG5 O Segment 5
76 58 SEG4 O Segment 4
77 59 SEG3 O Segment 3
78 60 SEG2 O Segment 2
79 61 SEG1 O Segment 1

'
80 62 COM1 O Backplane 1

y
81
82

ef e NE63
64
COM2
COM3
O
O
Backplane 2
Backplane 3

nl
83 65 COM4 O Backplane 4
84 66 ENTX I RS232 Output Control
85 67 BEEPER O Buzzer Driver Output

en es
86 68 BLOUT O Backlight Driver Output

O
87 69 RST I CPU Reset
r R ro TU
88 NC Empty Pin
89 70 REFI I ADC Voltage Reference Input
90 71 REFO O Bandgap Output
er rti
91 72 FTA O ADC Wave Pre-Filter Positive Output
92
93

ce
73
NC
FTB I
Empty Pin
ADC Wave Pre-Filter Positive Input
Fo P R

94 74 FTC I/O The Negative Terminal of ADC Wave Pre-Filter

95 75 TSTC I Testing Pin
96 76 OP1N I The Negative Input of AC Signal Buffer Operation Amplifier
FO

97 NC Empty Pin
98 77 OP1O O AC Signal Buffer Operation Amplifier Output
99 NC Empty Pin
100 78 OP2P I The Positive Input of AC/DC Converter Operation Amplifier

Rev. 2.1 8/39

 FS9721_LP3

8. Dice Pad Layout & Pad Coordinate

60 55 50 45 40

65

'
36, first bonding

y
ef e NE 35

nl
70

en es
O
30
r R ro TU
75
er rti
ce 25
Fo P R

78
FO

1 5 10 15 20

Substrate should be connected to VSS.

Pad opening: 90µm.
Chip size: 3.24mm×2.58mm.

Diagram 3 78PIN Dice

PadNo Name X[mm] Y[mm] PadNo. Name X[mm] Y[mm]

1 OP2N 0.264 0.077 40 CB 2.974 2.495
2 OP2O 0.404 0.077 41 CA 2.834 2.495
3 ADIP 0.544 0.077 42 VGG 2.694 2.495
4 ADIN 0.669 0.077 43 VDDA 2.569 2.495
5 SA 0.794 0.077 44 RLCD 2.444 2.495
6 SGND 0.919 0.077 45 XIN 2.319 2.495
7 ADP 1.044 0.077 46 XOUT 2.194 2.495
8 DT 1.169 0.077 47 TXD 2.069 2.495
9 SMV 1.294 0.077 48 SEG14 1.923 2.495
10 CRES1 1.419 0.077 49 SEG13 1.798 2.495
11 RL 1.544 0.077 50 SEG12 1.673 2.495
12 N.C 1.669 0.077 51 SEG11 1.548 2.495

Rev. 2.1 9/39

 FS9721_LP3

13 RCAP 1.794 0.077 52 SEG10 1.423 2.495

14 ONEK 1.919 0.077 53 SEG9 1.298 2.495
15 TENK 2.044 0.077 54 SEG8 1.173 2.495
16 HUNK 2.169 0.077 55 SEG7 1.048 2.495
17 ONEM 2.294 0.077 56 SEG6 0.923 2.495
18 TENM 2.419 0.077 57 SEG5 0.798 2.495
19 CRES2 2.544 0.077 58 SEG4 0.673 2.495
20 TSTB 2.669 0.077 59 SEG3 0.548 2.495
21 ADPC1 2.809 0.077 60 SEG2 0.408 2.495

'

y
ef e NE 22
23
ADPC2
SELECT
2.949
3.147
0.077
0.077
61
62
SEG1
COM1
0.268
0.091
2.495
2.495

nl
24 RANGE 3.157 0.396 63 COM2 0.077 2.176
25 REL 3.157 0.536 64 COM3 0.077 2.036

en es
26 HOLD 3.157 0.661 65 COM4 0.077 1.911

O
27 Hz/DUTY 3.157 0.786 66 ENTX 0.077 1.786
r R ro TU
28 CAP 3.157 0.911 67 BEEPER 0.077 1.661
29 MEA4 3.157 1.036 68 BLOUT 0.077 1.536
er rti
30 MEA3 3.157 1.161 69 RST 0.077 1.411

ce 31
32
MEA2
MEA1
3.157
3.157
1.286
1.411
70
71
REFI
REFO
0.077
0.077
1.286
1.161
Fo P R

33 LCDC1 3.157 1.536 72 FTA 0.077 1.036

34 LCDC2 3.157 1.661 73 FTB 0.077 0.911
FO

35 TSTA 3.157 1.786 74 FTC 0.077 0.786

p

36 VSS 3.157 1.911 75 TSTC 0.077 0.661

37 AGND 3.157 2.036 76 OP1N 0.077 0.536
38 VDD 3.157 2.176 77 OP1O 0.077 0.396
39 VB 3.148 2.495 78 OP2P 0.083 0.077

9. （VDD=3V，
Technical Specification（ ，Ta=25℃
℃）
Symbol Parameter Test Condition Min Typ Max Units
VDD Recommend Operation 2.4 3.6 V
Power Voltage
IDD Supply Current At DCV Mode 1.5 2 mA
IPO Power Supply Current At Power Off 10 μA
VIH Digital Input High Voltage VDD-0. V
5
VIL Digital Input Low Voltage 0.5 V
Ipu Pull up Current Vin=0 5 10 μA
AGND Analog Ground Voltage VDD/2 VDD/2 VDD/2 V
-3% +3%
VDDA Analog Power 3.4 3.7 4 V
VBAND Build in Reference Voltage Relative AGND 1.1 1.25 1.4 V
Build in Reference Voltage VDD=2.4V~3.6V -2000 +2000 ppm/V
Output Voltage Coefficient
REFI Recommend Reference Relative AGND 0.44 V
input Voltage
VBATT Low Battery Detector 2.25 2.4 2.55 V
Voltage

Rev. 2.1 10/39

 FS9721_LP3

FLCD LCD Frame Frequency 32 Hz

VLCD LCD Pk-Pk Driver Voltage 2.8 3 3.2 V
FBEEP Beeper Frequency 2.7 kHz
FRS232 RS232 Baud Rate 2400 bit
IRSOUT RS232 Output High Current VOH=2V 2 mA
Zero Input Reading DC ADPxl -0.001 0.000 0.001
Input=0V
Linearity (Max. Deviation DC ADPxl， -1 0 +1 Counts
From Best Straight Line Fit Input,Full
Scale±240.0mV
AC Measurement Bandwidth AC ADPxl 0.2 %
Error Input240mVrms

'
20Hz~1kHz

y
ef e NE
Rcc Continuity Check Value
ADC Measurement O.L
10
4050
60 Ohm
Counts

nl
Display Count
Autorange Up Counts 4000 Counts
Autorange Down Counts 360 Counts

en es
VFREA Frequency Counter Input VIL(Relative to -60 mV

O
Level (Hz/Duty Control) AGND)
r R ro TU
VIH(Relative to 60 mV
AGND)
FMAXA Frequency Counter Max Vpp=±100mV 500k Hz
Input frequency (Hz/Duty Square Wave
er rti
Control) Input
*1

ce Duty Measurement Min

Pulse Width Error (Hz/Duty
Vpp=±100mV
Square Wave
1 μS
Fo P R

Control) Input
VFRED Frequency Counter Input VIL(Relative to -600 mV
Level (MEAS=0101) AGND)
VIH(Relative to 600 mV
FO

AGND)
FMAXD Frequency Counter Input Vpp=±600mV 5M Hz
Level (MEAS=0101) Square Wave
Input
*1 Duty Measurement Min Vpp=±600mV 100 nS
Pulse Width Square Wave
Error(MEAS=0101) Input
Capacitor Measurement 51.20 nF Mode 2%+10 Counts
Accuracy after Zero Input 512.0 nF Mode 0.5%+3 Counts
Relative. To adjust with 5.120 μF Mode 1%+2 Counts
512.0nF Mode Standard 51.20 μF Mode 1.5%+2 Counts
*1 If input square wave during duty cycle measurement, then the deviation is mainly from the analyzable pulse
width of the comparator itself. If the value is an input 100kHz square wave, we can divide the square wave into
1000 parts (1000Counts), and each part is 10nS. Therefore the largest deviation in duty cycle measurement is
(100nS/10nS)=10Counts. The output 50.0% signal may be measured 50.0%±1.0%, and the signal that larger
than 99% or smaller than 1% may not be measured, then it will display 0.00%.

10. Measurement Mode Select

10.1 Measurement Mode Select (MEA1〜MEA4: Open is “1”; Connect to VSS is “0”)
ME ME ME ME Measurement Function and Jumper
Hz/Duty Rel Hold Range Select ①
A4 A3 A2 A1 SELECT Key Function Switch
1 1 1 1 DCV/ACV② DCV/ACV Switch V/Hz/Duty Switch ● ● ● ● J4
1 1 0 1 Ohm/Diode/Co CAP=1:Ohm/ Diode
nt./Cap /Cont. Switch
CAP=0:Ohm/ ● ● Ohm ● J3, J5
Diode/Cont. ●
/Cap Switch

Rev. 2.1 11/39

 FS9721_LP3

1 0 1 0 DCV V/ Hz/Duty ● ● ● J4
No mV Mode Switch
1 0 0 1 ACV② V/ Hz/Duty ● ● ● J4
Switch
1 0 1 1 DCmV V/Hz/Duty Switch ● ● J3
1 0 0 0 10A③ DCA/ACA Switch A/Hz/Duty Switch ● ● ● ● J2
1 1 1 0 mA③ DCmA/ACmA mA/Hz/Duty ● ● ● ● J2, J9
Switch Switch
1 1 0 0 μA③ DCμA/ACμA μA/ Hz/Duty ● ● ● ● J2,
Switch Switch J10
0 1 1 1 Cap ● ● J3, J5
0 1 0 1 Hz/Duty④ Hz/Duty Switch ● J6, J8

'

y
0 0 1 1 Input from
0
0
ef e NE0
0
1
0
0
1
ADP
Refer to table

nl
10.2
0 0 0 0
0 1 1 0Input from
ADP ⑤

en es
0 1 0 0 ACA

O
r R ro TU
400.A/4000A
Notes: ① In “Jumper” column, JX means the JX of the measurement is connected in the common use circuitry
of Diagram 6 and Diagram 7.
② In auto mode, it has to press Range key for ACV mode to select ACmv measurement.
er rti
③ TSTB=1, the current is input with 400mV/4V; TSTB=0, the current is input with 40mV/400mV. For

ce
details, please refer to “15.13 Current Measurement”.
④ The Mode is to input measuring Hz/Duty with ADP path.
Fo P R

⑤ ADP can input 400.0mV/40.00mV, autoranging, display 4000, 400.0.

10.2 ADP Input and Self-defined Symbol and Decimal Location (MEA1〜MEA4: Open is “1”; Connect to VSS is “0”)
MEA4 MEA3 MEA2 MEA1 Range of Inpurt Decimal Symbol Symbol
FO

Input Channel Location Location

Voltage
0 0 1 1 4000
0 0 1 0 ±400mV ADP 400.0 Decided Users
0 0 0 1 40.00 by Self-defined
LCDC1
0 0 0 0 4.000 and
LCDC2

Rev. 2.1 12/39

 FS9721_LP3

10.3 Located Self-defined Symbol in LCD by the assembly of LCDC1 and LCDC2
LCDC1 LCDC2 Symbol Location Description
0 0 COM1，SEG14
1 0 COM2，SEG14 LCDC1 and LCDC2: Open is “1”; Connect to VSS is
0 1 COM3，SEG14 “0”
1 1 COM4，SEG14

10.4 The Function of ADPC1 and ADPC2 in ADP Input (ADPC1 and ADPC2: Open is “1”; Connect to VSS is “0”)
ADP Max. Input
ADPC1 ADPC2 DC/AC Status
Voltage
1 1 DC

'
400mV

y
ef e NE 1
0
0
0
1
0
AC
DC
AC
40mV

nl
11. Keys Definition

en es
O
11.1 Range (Auto/Manual Measurement Switch)
r R ro TU
Range key is the auto/manual measurement key that acts with trigger. Power-on default is auto
measurement, and press one time to switch to the manual measurement. In manual measurement
mode, the system will jump up one mode for each press until the highest mode, then return to the
lowest mode as a loop. If press the key over 2 seconds, the system will switch back to auto
er rti
measurement status. Frequency and capacitance measurement cannot use manual

ce
measurement.
Fo P R

11.2 Hold/BLCTR (Reading Hold/Backlight Control)

Hold/BLCTR key is the reading hold /backlight control key that acts with trigger. The function is to
hold the display of reading/backlight control. To press the key, the display value will be locked and
keep unchanged. To press the key again, the locked status will be erased and enter the normal
FO

measurement status. When press and hold the key over 2 seconds, the backlight will be on. In the
backlight on status, press the key over 2 seconds, the backlight will be off.

11.3 Rel (Relative Value Measurement)

Rel key is the relative value measurement key that acts with trigger. Except Hz/Duty, Diode and
Continuity, other functions can do the relative value measurement.

11.4 Select (Function Switch)

Select is the function select key that acts with trigger. Use the key as measuring functions select.

11.5 RS232 (Serial Output Control)

RS232 is the serial output control key that acts with lock. When the key is close, LCD displays
RS232 symbol that means the meter enters the data transmission status, and is able to transfer
the data out; when the key is open, it will exit and the data transmission status will stop.

11.6 Hz/Duty (Frequency/Duty Cycle)

Hz/Duty is the Frequency/Duty Cycle select key that acts with trigger. In frequency measurement
mode, press the key can select frequency or duty cycle measurement mode; in AC/DC voltage or
AC/DC current mode, press the key can proceed to Voltage/Frequency/Duty Cycle or
Current/Frequency/Duty Cycle measurement mode select.

11.7 Reset (Reset key)

Reset is the reset key that acts with trigger. Press the key to make the microprocessor to reset.

Rev. 2.1 13/39

 FS9721_LP3

12. Other Functions

12.1 Auto Power Off
In the process of measuring, no matter the function key or switch, if there is no any action on them
within 30 minutes, the meter will be “Auto Power Off” (Standby Mode). In auto power off status to
press the function key or switch, the meter will be “Auto Power On” (Operating Mode). To press
and hold the “SELECT” key to turn the system on, the auto power off function will be cancelled.
In RS232 operation mode, the auto power off function wil be cancelled.

12.2 Buzzer
When press any key or turn any function switch, the buzzer will raise one sound (approx. 0.25
second 〜1 second). When doing the open-short test, if the resistance is smaller than 50Ω, the
buzzer will sound.

'

y
ef e NE
12.3 Backlight
The system has the backlight driver output to control the on and off of the backlight circuit. It

nl
provides the convenience to read in a dim light and worse vision. If press the Hold/BLCTR key
over approx. 2 seconds, the backlight will be on, and to press the key again over 2 seconds, the
backlight will be off.

en es
O
12.4 Serial Data Output
r R ro TU
The system has the serial data output function. When the meter is connected with the equipment
that has serial input interface (RS232) such as computer, it can output the measuring data for
recording, analyzing, processing and printing the measuring results.
er rti
ce
13. RS232 Transmission Protocol
Fo P R

13.1 Direction: One-way to computer.

13.2 Serial Transer Rate: 2400 bps
13.3 Data Bit: 8 bit.
13.4 Odd and Even Calibration: No
FO

13.5 Data Decimal: Hex

p

13.6 Data Length: 14 Bytes.

13.7 Data Information: LCD table on-off information.
13.8 Data Format: 1st byte → 1X (X is seg1, 4 bits represent the data on the LCD table)
2nd byte→ 2X (X is seg2, 4 bits represent the data on the LCD table)
3rd byte → 3X (X is seg3, 4 bits represent the data on the LCD table)
and so on
1X → 4 bit， 2X→ 4 bit ， 3X→ 4 bit
……………
EXH→ 4it
13.9 X means: Bit3〜Bit 0→ segn (COM4―COM1)
13.10 Sampling Rate: 40KHz
13.11 ADC Output Frequency: 40Hz
13.12 ADC Output Frequency After Average: 10Hz
13.13 Output Frequency After Auto-Zero: 4Hz

Rev. 2.1 14/39

 FS9721_LP3

14. LCD Display -- FS9721_LP3(C2=LCDC2, C1=LCDC1)

Au t o RS2 3 2 HOLD
DC a1 b1 c1 d1

AC a6 a2 b6 b2 c6 c2 d6 d2 KMΩHz
S a7 b7 c7 d7
n%
μm FVA
a5 a3 b5 b3 c5 c3 d5 d3

p3

'
a4 p1 b4 p2 c4 d4

y
ef e NE9711_LP3 LCD DISPLAY AND FORM AT

nl
P IN
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
COM COM4 COM3 COM2 COM1 SEG 1 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8 SEG9 SEG10 SEG11 SEG 12 SEG 13 SEG 14

C 2_C 1
CO M 1 COM 1 RS2 3 2 a1 a2 b1 b2 c1 c2 d1 d2 HOLD =

en es
0_0

O
C 2_C 1
CO M 2 Au t o a6 a7 b6 b7 c6 c7 d6 d7 K M Hz
r R ro TU
COM 2 =
0_1

C 2_C 1
CO M 3 COM3 DC a5 a3 b5 b3 c5 c3 d5 d3 n % Ω V =
1_0

C 2_C 1
AC μ m F A
er rti
CO M 4 COM4 S a4 p1 b4 p2 c4 p3 d4 =
1_1

ce
Fo P R

Notes: 1. Working Voltage: 3V.

2. Drive Method: 1/4 Duty, 1/3 Bias.
Diagram 4 LCD Display Structure
FO

Diagram 5 LCD Display COM Driver Waveform

Rev. 2.1 15/39

 FS9721_LP3

15. Application Description

Common Use Circuitry

A．100 Pin Package IC
R2 S1
R5 D4
VDD 1M
C1 C3 +
220 XTAL R4 C4
+ 10μF + BT1
10 μF
VDD 82 k 10μF
5
9
4
8
3
7
2
6
1

R1 R30 4MHz +
R3 C2
100k C16

200k
BP1 S1 4 1k D3 10 μF 3V
RS23 2
BEEPER + C5
LCD
0.1μF
10μF

80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
RESET

S2

'
C6 S3

CB

VB
SEG10
SEG11
SEG12
SGE13
SEG14

VGG
CA
N.C.

N.C.

N.C.

N.C.

N.C.

N.C.
COM1
SEG1
SEG2
SGE3
SEG4
SEG5
SEG6
SEG7
SEG8
SGE9

XOUT
XIN

RLCD
VDDA
TXD
10nF

y
ef e NE
81 50 S4
COM2 N.C.
82 49
COM3 N.C. S10
83 48
COM4 VDD
84 47
VR1 ENTX N.C. S11
R8 40 k 85 46
R6 BEEPER AGND
BLOUT 86 45
BLOUT N.C. S12
20k 87 44
RST VSS
88 43

nl
R10
10 k 100k
89
90
91
N.C.
REFI
REFO
IC TSTA
LCDC2
LCDC1
42
41
40
S13

HZ/DUTY
FTA MEA1 S5
92 39
N.C. MEA2
93 38 HOLD/BLCTR

R7 C7 27 nF
ADP2
94
95
96
FTB
FTC
TSTC
OP1N
FS9721-LP3 MEA3
MEA4
CAP
HZ/DUTY
37
36
35
S6

S7
REL

en es
10 k 97 34 RANGE
N.C. HOLD S8
98 33
OP1O REL
99 32 SELECT

ADPC1
ADPC2
ONEM
90k N.C. CRES1 RANGE

HUNK

CRES2
TENM
R9

ONEK
SGND

TENK
ADIN

RCAP
OP2N

OP2O

O
ADIP

TSTB
100 31 S9
ADP

SMV
N.C.

N.C.

N.C.

N.C.

N.C.

N.C.

N.C.

N.C.

N.C.
OP2P SELECT
DT
SA

RL
r R ro TU
VR2 C11 4. 7μF D7 VDD
R13 S15
ADP 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
1
2
3
4
5
6
7
8
9

S16
28 .5k 2k 1N4148
27nF
C13
R31

100k R18

C14
C10 C8
100k R20

57.4k R21

R22

10k R23

101.01k R24

R14 R12 1.111M R25

47nF
R26
1k

22k
er rti
22 k
0.47μF 0. 47μF 10 M
1k

J6 C15 J8
ADP

ce
R27
R16 R17 100k
D2 R11 D1 Hz Hz
1N91 4 1N914 9.99 990 J4 J5 10 μF
10 0k J1 J7 J2 R19 Hz R29
R28 D5 DCV Ohm J9 Ohm
ACV Cap
0. 01 mA μA AMP Cap 1M
Fo P R

90 0k Diode
Diod e
R15 4.5V

C9 D6
100k C12
DCmV PTC
27 nF 27nF F1 F2
J3
Ohm
10 A/250 V 0.5A/25 0V
Cap
Diode 1k

Q1 Q2
10A μA/mA COM V/Ohm/Diode/Cap
FO

90 13 9013
p

VSS Battery Negative Terminal and IC Negative Power Input

VDD Battery Positive Terminal and IC Positive Power Input

VGG VDD Charge Pump voltage about 2*VDD

VDDA IC Analog Power about 3.9V

AGND Analog Common about VDD/2

Diagram 6 100 PIN Common Use Circuitry

Rev. 2.1 16/39

 FS9721_LP3

B．78 Pin Dice IC

VDD 1M R4
R2
LCD

R3
82k C16 0.1μF
r q p o n m l k j i h g f e d c b a XTAL 4M Hz
R30 10μF
D4
1k
220
R5

+ + C2
D3 C1 C3

44 200k
r q p o n m l k j i h g f e d c b a
+ 10 μF
10 μF

61

60

59

58

57

56

55

54

53

52

51

50

49

48

47

46

45

43

42

41

40
S1
5
9
4
8
3
7
2
6
1

CB
SEG10

SEG11

SEG12

SEG13

SEG14

VGG

CA
SEG1

SEG2

SEG3

SEG4

SEG5

SEG6

SEG7

SEG8

SEG9

TXD

XOUT

XIN

RLCD

VDDA
62 39 C4
+
COM1 VB BT1
63 38 10 μF
COM2 VDD
64 37
+ C5
BP1 COM3 AGND 3V
VDD BEEPER 65 36 10μF
COM4 VSS
R1

'
RS23 2 S1 4 66 35
ENTX TSTA
10 0k
67 34 S3

y
BEEPER LCDC2

ef e NE
RESET S2
BLOUT 68 33 S4
BLOUT LCDC1
C6

10 nF
69

70
RST IC MEA1
32

31
S10

S11
VR1 REFI MEA2
R6

nl
20k 10 k
R8

R10
40 k

100k
71

72
REFO

FTA
FS9721-LP3 MEA3

MEA4
30

29
S12

S13

73 28
FTB CAP
C7
74 27 HZ/DUTY S5
FTC HZ/DUTY
27 nF ADP2 75 26 HOLD/BLCTR S6
TSTC HOLD

en es
R7 76 25 REL S7
OP1N REL
10 k R9

O
77 24 RANGE S8
OP1O RANGE

ADPC1

ADPC2
90 k

ONEM
CRES1

HUNK

CRES2
TENM
ONEK
SGND

TENK
r R ro TU
ADIN

RCAP
OP2N

OP2O

ADIP

TSTB
C11 78 23 SELECT S9
ADP

SMV

VR2 D7 VDD OP2P NC SELECT

DT
SA

RL

R13
+

28 .5k
2k 1N4148
4.7μF
10

11

12

13

14

15

16

17

18

19

20

21

22
1

ADP 7

S15
C14
S1 6
C10 C8
R20

R21

R22

R23

101.01k R24

1.111M R25
27nF
C13

R14 R12

R26
47nF
22k 22 k
R18 100k

57.4k

0.47μF 0.47μF
1k

100k
er rti
10M
J6 C15 J8
10k
1k

R27 ADP
R16 R17
R31

10 0k

ce
9.99 99 0 Diod e Hz Hz Hz
DCV/ACV 10μF
D2 D1 R28 J1 J7 D5 R19 Ohm J9 Ohm
J2 R29
100k
R11

90 0k J4 Cap Cap
0. 01 mA μA AMP 1M
1N914 J5 Diode
1N914 4.5V
D6
Fo P R

R15 DCmV
C9 F1 F2 Ohm
100k C12 J3 PTC
Cap
27 nF 27 nF 10 A/ 250 V 0. 5A/25 0V Diode 1k

Q1 Q2
10A μA/mA COM V/Ohm/Diode/Cap 90 13 9013
FO

VSS Battery Negative Terminal and IC Negative Power Input

VDD Battery Positive Terminal and IC Positive Power Input

VGG VDD Charge Pump voltage about 2*VDD

VDDA IC Analog Power about 3.9V

AGND Analog Common about VDD/2

Diagram 7 78 PIN Common Use Circuitry

Rev. 2.1 17/39

 FS9721_LP3

15.1.1 FS9721_LP3 Technical Description and the Relationship of its Components

Current Mode /10 Current Mode×10 AC Voltage
Network （R19:R18=9:1） （R9:R7=9:1） Measurement Reference
TSTB Open TSTB connect to VSS R13+VR2 （R8,R6,
R12=R14 VR1）
DC 400mV R26 No No No Yes
DC 4V R25/(R26+R25)=1/10 No No No Yes
DC 40V R24/(R26+R24)=1/100 No No No Yes
DC 400V R23/(R26+R23)=1/1000 No No No Yes
DC 1000V R22/(R26+R22)=1/10000 No No No Yes

AC 400mV R25/(R26+R25)=1/10, No No Yes Yes

R9:R7=9:1

'

y
AC 4V R25/(R26+R25)=1/10 No No Yes Yes

ef e NE
AC 40V R24/(R26+R24)=1/100 No No Yes Yes

nl
AC 400V R23/(R26+R23)=1/1000 No No Yes Yes
AC 1000V R22/(R26+R22)=1/10000 No No Yes Yes
R 400Ω R26//R22=1kΩ No No No No
R 4kΩ R26//R22=1kΩ No No No No

en es
R 40kΩ R26//R23=10kΩ No No No No

O
r R ro TU
R 400kΩ R26//R24=100kΩ No No No No
R 4MΩ R26//R25=1MΩ No No No No
R 40MΩ R26=10MΩ No No No No
DC 400μA R17+R16+R28=1kΩ No Yes No Yes
er rti
（100Ω）

ce
DC R17+R16+R28=1kΩ Yes No No Yes
4000μA （100Ω）
DC 40mA R16+R28=10Ω（1Ω） No Yes No Yes
Fo P R

DC 400mA R16+R28=10Ω（1Ω） Yes No No Yes

DC 10A R28=0.01Ω No Yes No Yes
AC 400μA R17+R16+R28=1kΩ No Yes Yes Yes
（100Ω）
FO

AC R17+R16+R28=1kΩ Yes No Yes Yes

4000μA （100Ω）
AC 40mA R16+R28=10Ω（1Ω） No Yes Yes Yes
AC 400mA R16+R28=10Ω（1Ω） Yes No Yes Yes
AC 10A R28=0.01Ω No Yes Yes Yes
CAP R21 No No No No
Diode No No No Yes

Rev. 2.1 18/39

 FS9721_LP3

15.1.2 FS9721_LP3 (Diagram 6, Diagram 7) Components List

No. Spec. No. Spec. No. Spec. No. Spec. No. Spec.
R1 100kΩ R13 28.5kΩ R25 1.111MΩ C6 10nF D2 1N914
R2 1MΩ R14 22kΩ R26 10.000MΩ C7 27nF D3 Send
Receiv
R3 200kΩ R15 100kΩ R27 100kΩ C8 0.47μF D4
e
R4 82kΩ R16 9.99Ω R28 0.01Ω C9 27nF VR1 10kΩ
R5 220Ω R17 990Ω R29 1MΩ C10 0.47μF VR2 2kΩ
R6 20kΩ R18 100kΩ R30 1kΩ C11 4.7nF LCD LCD
XTA

'
R7 10kΩ R19 900kΩ R31 1kΩ C12 27nF 4MHz
L

y
ef e NE
R8 40kΩ R20 100kΩ C1 10μF C13 27nF IC
FS9721
_LP3

nl
Batt
R9 90kΩ R21 57.4kΩ C2 10μF C14 47nF 1.5V×2
ery
R10 100kΩ R22 1.001kΩ C3 10μF C15 10μF Buzzer BP1

en es
R11 100kΩ R23 10.010kΩ C4 10μF C16 0.1μF 1kΩ PTC

O
R12 22kΩ R24 101.010kΩ C5 10μF D1 1N914
r R ro TU
Note: The technical instructions such as the accuracy, duty and press-proof of resistance and capacitance
components are not marked in the common use circuitry and the components list, they depends on
users’ actual needs when designing the products.
er rti
ce
15.2 Power System
Fo P R

REFI
R7 VR2 R10 40k
REFO
20k 10k R2
FO

RLCD
200k
VDDA
C1 R3
10μF 82k

VB
C16 0.1μF
VGG
C2 10μF
CA
C3

10μF
CB
VDD
BT1 C7
10μF
AGND
C8
3V
10μF
VSS FS9721_LP1

Diagram 8 Power Circuit

Rev. 2.1 19/39

 FS9721_LP3

VGG
VDDA
RLCD
VDD
REFO
1.5V
2*VDD 3.9V 1.2V
REFI
3V 0.4V
AGND

1.5V

VSS
FS9721_LP3

'
Diagram 9 Relative Voltage for Each Point

y
ef e NE
VB is the IC internal bias current input. The increase of R4 will decrease IC internal current consumption, but

nl
insufficient bias current will influence AC measurement input range.
AGND is the analog ground connection. Its potential is equal to the middle point of battery voltage. The
potential of the point is generated by IC internal voltage that cannot connect to the middle point of battery.

en es
C4 and C5 are the bypass capacitances in one hand, and in the other hand to make AGND be regulated to

O
VDD and VSS. C2 is power pump capacitance. IC makes VDD go through C2 to charge/discharge so as to raise
r R ro TU
VGG up to approximate double.
VDDA is the output voltage after regulating VGG in the IC that is about 3.9V relative to VSS.
REFO is the IC internal bandgap power that is about 1.2V relative to AGND, and has the stability of
100ppm/℃.
er rti
15.3

ce Power Supply Circuit

Fo P R

According to different application of users, the supply methods are different. In some measurements, all
operating amplifier, Hale components and so on sensors require larger voltage so that it is difficult to supply by
3V. If so, the following supply methods are recommended:
FO

VDD

10uF
3V AGND
10uF

VSS

FS9721_LP3

Diagram 10 3V Power Supply

Rev. 2.1 20/39

 FS9721_LP3

V+

DC-TO-DC VDD

1uF
10uF
AGND

4.5~9V 1uF

VSS

V- FS9721_LP3

'

y
ef e NE Diagram 11 4.5V〜9V Power Supply

nl
V+

en es
VDD
1uF

O
r R ro TU
2V~2.4V

AGND
6V~12V
er rti
1uF
2V~2.4V

ce VSS
Fo P R

FS9721_LP3
V-
FO

Diagram 12 6V〜12V Power Supply

p

V+

IN4148 IN4148
VDD
10uF

9V~12V

AGND
10uF

IN OUT
NJM79L03A VSS

FS9721_LP3
V-

Diagram 13 9V〜12V Power Supply

Rev. 2.1 21/39

 FS9721_LP3

15.4 Base Power

REFI

R8
REFO
40K
VR1

'
10K

y
ef e NE R6
20K

nl
FS9721_LP3

en es
O
r R ro TU
Diagram 14 Utility of Internal Base Power

VGG
er rti
ce 15k
Fo P R

20K
FO

REFI
p

ICL8069A

20K

FS9721_LP3

Diagram 15 Utility of External Base Power

15.5 Trigger Reset Circuit

VDD
R1
RST
100k
S2 C6
RESET 10nF FS9721_LP3

Diagram 16 Reset Circuit

Rev. 2.1 22/39

 FS9721_LP3

15.6 Quartz Oscillation Circuit

CX1

XOUT

R2
XTAL

'

y
ef e NE XIN

nl
FS9721_LP3
CX2

en es
O
Diagram 17 Quartz Oscillation Circuit
r R ro TU
In the diagram, R2 is the reviser to offer the statical working point, CX2 is the frequency fine adjustment, and
CX1 is the temperature offset. In the unexacting situation, CX1 and CX2 can be unused.
er rti
ce
Fo P R

15.7 Buzzer Driver Circuit

VDD
FO

51

BUZZER BJ1
BEEPER
10k
FS9721_LP3

Diagram 18 Low Resistance Buzzer Connection

Rev. 2.1 23/39

 FS9721_LP3

VDD

3k

BJ1
BEEPER

'
10k

y
ef e NE BUZZER
FS9721_LP3

nl
en es
Diagram 19 High Resistance Buzzer Connection

O
r R ro TU
er rti
ce
Fo P R
FO

Rev. 2.1 24/39

 FS9721_LP3

15.8 Mode Switch and Function Control Circuit

'

y
ef e NE

nl
en es
O
r R ro TU
er rti
Diagram 20 Mode Switch and Function Control Circuit

ce
S3~S4, S10~S13 and S15~S16 are the mode switches. For the functions of S3~S4, please refer to 10.3. For
the functions of S15~S16, please refer to 10.4. For the functions of S10~S13, please refer to 10.1. S14 is
Fo P R

RS232 output control switch. S2 and S5~S9 are the function select switches which are the trigger switches. For
their functions, please refer to “Keys Definition” and “Other Functions”.
In practice application, to use which switches or keys depend on the actual situation.
FO

15.9 AC Rectifier Circuit

Diagram 21 is FS9721_LP3 average rectification circuitry. In the circuitry, AC signals enters IC through
R26, then divided the voltage by R26, R25, R24, R23 and R22. After voltage division, the AC signals come out
from OP1O pin, and enter the IC via AD IP pin and ADIN pin after rectifying. VR2 can adjust the size of the
signal to be the calibration of AC measurement.
400mV mode is amplified 10 times by OP.
Diagram 22 is the peak value rectification circuitry. Diagram 23 is the true valid value rectification circuitry.
User can decide which rectification circuitry to use according to the demand of oneself.

Rev. 2.1 25/39

 FS9721_LP3

VR2 R13 C11

R15 R11 R12 R9 R7

100k 100k 22k VR2k 28.5k 90k 10k

D1 0.47uF 4.7uF
C8
C9
C12 27nF
C10 0.47uF

27nF
D2 R14
22k

ADIP ADIN OP2O OP2N OP2P OP1O OP1N

'

y
_ _

ef e NE + +

nl
To ADC V- FS9721_LP3
To ADC V+

en es
INL _ To Digit Part To ADC V+

O
INH
r R ro TU
er rti +

Diagram 21 Average Rectification Circuitry

ce
Fo P R

VR2 R13 C11

R12 R9 R7

22k 28.5k 90k 10k

4.7uF
D1

C12
FO

27nF
D2 R14
22k

ADIP ADIN OP2O OP2N OP2P OP1O OP1N

_ _

+ +

To ADC V- FS9721_LP3
To ADC V+

INL _ To Digit Part To ADC V+

INH
+

Diagram 22 Peak Rectification Circuitry

Rev. 2.1 26/39

 FS9721_LP3

VDD
1N4148X2
OP1O
1k 28k 1uF

10uF

10uF
AD737

1 8 ADIP
8k Full
Wave
_ 8k

'
2 Rectigier
9V + 7

y
ef e NE
0.1uF
Input Ampcifier

Bias

nl
10uF 3 RMS 6 ADIN
100k
Section
core

4 5

en es
FS9721_LP3
47uF

O
1uF
r R ro TU
VSS

NJM79L03A
IN OUT
er rti
ce
Diagram 23 True Valid Value Rectification Circuitry
Fo P R
FO

Rev. 2.1 27/39

 FS9721_LP3

15.9 Voltage Measurement

R620k VR1
REFI
10k R8 40k
V PTC REFO
R26 10M
1k TENM
R25 1.111M
ONEM
R24 101.01k
HUNK
R23 10k
V TENK
R22 1k
ONEK

'

y
ef e NE R31 10k
SGND
FS9721_LP3

nl
COM

Diagram 24 Voltage Measurement

en es
When doing the voltage measurement, the measuring voltage is input from resistance R26 and DCmV is

O
not divided but enter IC directly; the voltages of 4V, 40V, 400V, 1000V modes are divided by R25, R24, R23,
r R ro TU
R22 and R26 to gain 1/10, 1/100, 1/1000, 1/10000 input voltages, then enter IC. To adjust the resistance value
of VR1 can do the calibration of the measurement.
The voltage division diagram of voltage measurement is as below:
er rti
ce
Vin=1V Vin=10V Vin=100V Vin=1000V

R26 R26 R26 R26

Fo P R

10M 10M 10M 10M

Vout=0.1V Vout=0.1V Vout=0.1V Vout=0.1V

FO

R25 R24 R23 R22

1.111M 101.01k 10k 1k

Diagram 25 Voltage Division Circuitry

The formula of voltage division is:

Vout=Vin x [Rs/（R26+Rs）]
Rs is R25, R24, R23 or R22.
Therefore, the accuracy of R22, R23, R24, R25 and R26 decides the accuracy of the measurement.
ACmV Voltage enters IC through R26 and is divided by R25 and R26 to get 1/10 voltage, then is amplified
10 times to fulfill the measurement, so the accuracy of R9 and R7 also determines the measuring accuracy of
AcmV voltage.

Rev. 2.1 28/39

 FS9721_LP3

15.10 Current Measurement

The difference between Current Measurement（A）and Current Measurement（B） is as follow:
Current Measurement Current Measurement
Mode （A） （B）
TSTB Open TSTB connects to VSS
Mode Measureme Sampling Measureme Sampling
nt Resistanc nt Resistanc
e e
A 10A 0.01Ω 10A 0.01Ω
4A
mA 400mA 10Ω 400mA 1Ω
40mA 40mA

'
μA 4000μA 1kΩ 4000μA 100Ω

y
ef e NE Max.
400μA
4V
400μA
0.4V

nl
Voltage
Reduction

en es
O
uA/mA J7
r R ro TU
R19 900k
SMV
0.5A/250V
R17
990
J1 DT
R18
R16 100k
er rti
9.99
10A

ce
SA
10A/250V R28
0.01
Fo P R

COM R31
10k SGND

TSTB
FS9721_LP3
FO

Diagram 26 Current Measurement（A）

In TSTB open mode, the current signal enters IC from R19.

When doing the current measurement, The sampling resistance of μA mode is R16+R17+R28, the
sampling resistance of mA mode is R16+R28, and the sampling resistance of 10A mode is R28. They are
measured respectively through the mode switch. When measuring μA, J1 is open and J7 is close; when
measuring mA, J7 is open and J1 is close; the large current enters directly via 10A port.
The maximum reduced voltage for μA, mA and 10A modes is 4V. These voltages are input voltage
comparator to compare. If the voltage is smaller than 400mV, it will be sent to ×10 times ampifier to amplify,
then sent to A/D converter; if the voltage is larger than 400mV, the system will work the auto-ranging signal, and
jump up one mode under the control of microprocessor and send the current signal directly to the A/D
converter.
The accuracy of resistance R16, R17, R28, R18 and R19 affects the accuracy of the current measurement.

uA/mA J7
SA
0.5A/250V
R17
99
J1

R16
0.99
10A SGND
10A/250V R28
0.01
COM
AGND

TSTB
FS9721_LP3

Diagram 27 Current Measurement（B）

Rev. 2.1 29/39

 FS9721_LP3

In TSTB connecting to VSS mode, the current signal enters IC from SA.
When doing the current measurement, The sampling resistance of μA mode is R16+R17+R28, the
sampling resistance of mA mode is R16+R28, and the sampling resistance of 10A mode is R28. They are
measured respectively through the mode switch. When measuring μA, J1 is open and J7 is close; when
measuring mA, J7 is open and J1 is close; the large current enters directly via 10A port.
The maximum reduced voltage for μA, mA and 10A modes is 4V.
These voltages are input voltage comparator to compare. If the voltage is smaller than 40mV, it will be sent
to ×10 times ampifier to amplify, then sent to A/D converter; if the voltage is larger than 40mV, the system will
work the auto-ranging signal, and jump up one mode under the control of microprocessor and send the current
signal directly to the A/D converter.
The accuracy of resistance R16, R17, R28, R7 and R19 affects the accuracy of the current measurement.

'
15.11 Resistance Measurement

y
ef e NE Ohm PTC

nl
R26 10M
TENM
1K
R25 1.111M
ONEM

en es
R24 101.01k
J3 J5 HUNK

O
R23 10k
TENK
r R ro TU
Rx R22 1k
ONEK
R20 100k
RL
R19 900k
er rti
SMV
C13 27nF

ce
CRES1FS9721_LP3
R31 10k
SGND
Fo P R

COM AGND

Diagram 28 Resistance Measurement

FO

Resistance measurement refers to the standard resistance, and then takes a comparison between measuring
p

resistance and standard resistance to get the measuring resistance value. The standard resistance of 40MΩ mode is
10MΩ (R26). The standard resistance of other modes are R26 to parallel respectively with R25, R24, R23 and R22
to get 1MΩ, 100kΩ, 10kΩ, 1kΩ resistance. When doing resistance measurement, internal IC will generate 0.4V
voltage (relative to AGND), and the voltage is output respectively through resistance R26, R25, R24, R23 and R22 to
the measuring resistance to do the comapring measurement.
R20 connects to RL, which is the negative input of the voltage reference that is gotten by the standard
resistance.
J3 and J5 are mode switches. When doing resistance measurement, J3 and J5 are close.
C13 is the wave filter capacitance of measuring point in resistance measurement.

15.12 Diode Test

Diode PTC R26
TENM
1k 10M

J3 J5
VD FS9721_LP3
R22
ONEK
R19 1k
SMV
R18 900k
DT
R31 100k
SGND
10k
COM

Diagram 29 Diode Measurement

Diode test generates 1.5V voltage from internal IC and outputs it through R22, then adds it to the positive of diode
through PTC. The positive voltage reduction VD generated by diode is approx. 0.5V-0.7V. VD is divided by R20 and
R19 to be 1/10 VD, then is amplified 10 times by internal OP and is delivered to A/D before displaying the VD value. J3
and J5 are mode switches. When doing diode measurement, J3 and J5 are close.

Rev. 2.1 30/39

 FS9721_LP3

15.13 Open-Short Test

Continuity PTC R26 10M

TENM
1k

J3 J5

Rx FS9721_LP3
R22 1k
ONEK
R19 900k
SMV

'
R31 10k

y
ef e NE
SGND
COM AGND

nl
Diagram 30 Open-Short Tests

en es
Open-Short Test is proceeded in 400Ω resistance mode. 0.4V voltage (relative to AGND) is generated by

O
internal IC and is output through R22, then is added to open-short measuring point through PTC. J3 and J5 are
r R ro TU
mode switches that are close during doing the open-short test. Rx gets voltage VRX, and enters IC through R19.
If Rx is smaller than 50Ω, the buzzer will sound.
er rti
ce
Fo P R
FO

Rev. 2.1 31/39

 FS9721_LP3

15.14 Capacitance Measurement

Cap PTC J5 R21 RCAP

DO-
VDD

DO+
1k 57.4k AGND

J3 R19 SMV +
CMP
CX 900k 3/4VDD
DO- - DO+ DO-
DO+
1/4VDD
R31
SGNDFS9721_LP3
COM 10k

'
Input Typical Waveforms

y
ef e NE VDD

nl
3/4VDD

1/4VDD

en es
O
r R ro TU
Tdo

Diagram 31 Capacitance Measurement

er rti
ce
Capacitance measurement is to charge/discharge the measuring capacitance through R21 to form a
oscillation, then calculate the cycle of oscillation to get the capacitance value. To adjust R21 can calibrate the
value in capacitance measurement. J3 and J5 are mode switches. When doing capacitance measurement, J3
Fo P R

and J5 are close.

15.15 Frequency Measurement

FO

Hz PTC J6 C15

1k R29 10uF J8 R27

ADP
1M 100k
FS9721_LP3
R31
SGND
COM 10k

Diagram 32 Frequency Measurement

Rev. 2.1 32/39

 FS9721_LP3

16. Package Outline

'

y
ef e NE

nl
en es
O
r R ro TU
er rti
ce
Fo P R
FO

Diagram 33 Package Outline

Rev. 2.1 33/39

 FS9721_LP3

17. Demo Board

17.1 Demo Board Schematic

1 2 3 4

VDD
R29 RSO1

1
220 3K
L2 L1
port1 DioR DioS
DB9M
TXD
R1
5

2
D 1M C1 C2 D
U2 10uF 10uF
R5

10uF
RS232 ENABLE

SEG10
SEG11
SEG12
SEG13
SEG14
COM2
100k

SEG1
SEG2
SEG3
SEG4
SEG5
SEG6
SEG7
SEG8
SEG9
SW3 4M Hz R4 R2 0.1uF
1 4 200K

TXD
2 3 ENTX C3
VDD
SW DIP-2 U3

'
SW-SPDT
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
B1 + C4
BUZZER C12 10uF UB1
U1

y
ef e NE
+ 10uF
COM1
SEG1
SEG2
SEG3
SEG4
SEG5
SEG6
SEG7
SEG8
SEG9
SEG10
SEG11
SEG12
SEG13
SEG14
N.C.
TXD
N.C.
XOUT
XIN
N.C.
RLCD
VDDA
N.C.
VGG
CA
CB
N.C.
VB
N.C.
81 50 3V BATTERY
COM3 COM2 N.C.
82 49 +
COM4 COM3 N.C. C13
83 48
COM5 COM4 VDD
ENTX 84 47 10uF
ENTX N.C.
L3 85 46
R28 BEEPER AGND

nl
VDD 2 BLOUT
1 86 45
R8 BLOUT N.C.
180 87 44 SW1
RST VSS
100K C10 88 43 TSTB1 16
LED N.C. TSTA
C 89 42 2 15 C
REFI LCDC2
10nF 90 41 3 14
REFO LCDC1

R22
VREF
VR2 R20
R23
500K
91
92
FTA
N.C.
FS9721_LP3 MEA1
MEA2
40
39
4
5
13
12
93 38 6 11
FTB MEA3
20K 40K C7 94 37 7 10

en es
VR10K FTC MEA4
ADP2 95 36 8 9
R17 TSTC CAP
27nF 96 35
OPIN HOLD
97 34 SW DIP-8

O
10K 90K N.C. HZ/DUTY
AC GAIN R24 98 33 S1 SW-PB HZ/DUTY
VR3 OP1O REL
99 32
r R ro TU
N.C. RANGE S2
100 31 SW-PB HOLD
ADPC1
ADPC2
OP2P SELECT
CRES1

CRES2
HUNK

ONEM

VR2K
ONEK

TENM
SGND

TENK
RCAP
OP2N

OP2O

ADIN

TEMP GAIN
TSTB
ADIP

SMV

R25 J9
ADP
N.C.

N.C.

N.C.

N.C.

N.C.

N.C.

N.C.

N.C.

N.C.

S3 SW-PB REL
DT
SA

RL

28.5K Temp1 40k VR4 J10

Temp2
FS9711G/I S4 SW-PB RANGE
1
2
3
4
5
6
7
8
9
ADP 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

R26 S5 SW-PB SELECT

R27
C? C?
22K 22K C5
0.47uF 0.47uF C6 SW2
R21 1 4
27nF

47nF SELECT
er rti
B 40K 2 3 B
D1 D2
SW DIP-2

ce
1N914 1N914 S6 BLCTR
R16 VR1 R18 R15 R14 R13 TSTB
101.0K
CAP GAIN

1.111M

R6
10K
VR30K

10K SW-PB
1K
100K

R9 R10 J8
COM1 U5 JMP1 R11
100K 100K R7 10M
Fo P R

C8 C9
100K R19
900K J2
27nF 27nF DCV/ACV J1 C11
J4 Hz
ADP
OHM/CAP/DIODE
ADP2 U7 R12 10uF
1K
J3 R3
J5 DCmV/OHM/CAP/Diode
1M
ADP/ADP1 U6 hFE Input
FO

J6
p

A ADP Input A
Title
J7
ADP2
ADP2 Input U4 FS9721 DESIGN KIT
V/OHM/Diode/CAP Size Number Revision
Letter
Date: 25-Feb-2002 Sheet of
File: D:\Schematic\FS9711_6\9721V1-6.sch Drawn By:
1 2 3 4

Diagram 34 Demo Board Schematic

Rev. 2.1 34/39

 FS9721_LP3

17.2 FS9721_LPX Demo Board Location

RS232 PORT
* FS9721_LP3 Use
* FS9721_LP1 No Use
* FS9721B/Q100 Use
LCD MODULE

'
Power

y
ef e NE SW3 DIP-2
1
2
RS232 ON/OFF
SW

nl
(LP3 / Q100 Use)

en es
O
r R ro TU
TSTB 1

SW DIP-8
LCDC2 2
LCDC1 3
MEA1 4
MEA2 5
MEA3 6

IC FS9721_LP1 MEA4 7
er rti
Temp1 J9 CAP 8

IC FS9721_LP3

ce
Temp2 J10

IC FS9721B/Q100
Fo P R

S1
Hz/duty
Temp Gain
VR4 50K

S2
Hold
FO

S3 REL
VR2 50K
Vref

S4

Range
S5

Select
AC Gain
VR3 2K

ADPC1 ADPC2
S6

1 2
BL_CTR
SW2 DIP-2
hFE Input J5
J4
J3
J2
J1

ADP Input
CAP Gain

J6
VR1 50K

ADP2 Input J7
JMP1 J8
DCmV/OHM/CAP/Diode
DCV/ACV
DCmV/OHM/CAP/Diode
Hz
COM1
ADP/ADP1
ADP2

V/Diode/OHM/CAP

U7 U6 U5 U4

Diagram 35 Demo Board Schematic

Rev. 2.1 35/39

 FS9721_LP3

17.2.1 U4: Input Voltage, Resistance, Diode and Capacitance.

17.2.2 U5: Analog Signal to Ground.
17.2.3 U6: Input Voltage (mV), Hz and Duty Cycle.
17.2.4 U7: Current Mode Measuring Terminal. (Input Voltage)
17.2.5 J1~J10: Please refer to “FS9721_LP3 Measurement Mode and Jumper Setup”.
17.2.6 S1~S5: Please refer to “FS9721_LP3 Demo Board Schematic”.
17.2.7 SW-DIP8: (If switch SW to ON, it is Low Level)

CAP Function mode (MEAS
1101)

1 Ohm / Diode /Cont.
0 Ohm / Diode /Cont. / CAP

'

y
ef e NE MEA4
1
MEA3
1
MEA2
1
MEA1
1
Function mode
DC/AC Voltage (including DC mV

nl
mode)
1 1 0 1 Ohm/Diode/Cont./CAP
1 0 1 0 DC Voltage (no DC mV mode)

en es
O
1 0 0 1 AC Voltage
r R ro TU
1 0 1 1 DC mVmode
1 0 0 0 10A
1 1 1 0 mA
er rti
1 1 0 0 µA

ce
0 1 1 1 Capacitance Mode
0 1 0 1 Hz/Duty
Fo P R

0 0 D1 D0 ADP
0 1 1 0 ADP
0 1 0 0 ACA(400.0A, 4000A)
FO

17.2.8 LCDC1、LCDC2 can control LCD symbol. It shows as below in demo board:

LCDC1 LCDC2 LCD Symbol

0 0 T1
1 0 hFE
0 1 ℃
1 1 T2

TSTB Function Mode (MEAS = 1000) (MEAS = 1110) (MEAS = 1100)

1 ＊ Input Voltage (400mV~4V)
0 ＊ Input Voltage (40mV~400mV)
17.2.9 To input (400mV~4V), the conditions are (TSTB=1) ＆ (J3,J8 Short)
Ex：(MEAS=1100) ＆ (Input：V/Diode/Ohm/CAP,COM)
Input Voltage LCD Display(µA)
40mV 40.0
400mV 0400
4.00V 4000

Rev. 2.1 36/39

 FS9721_LP3

17.2.10 To input (40mV~400mV), the conditions are (TSTB=0) ＆ (J3,J8 Open)

Ex：(MEAS=1100) ＆ (Input：ADP2,COM)
Input Voltage LCD Display (µA)
4.0mV 40.0
40.0mV 0400
400.0mV 4000

17.2.11 W2-DIP2: (If switch SW to ON, it is Low Level)

ADPC1 Function mode (MEAS
0 0 D1 D0)
1 Input (40mV~400mV)
0 Input (4mV~40mV)

'

y
ef e NE ADPC2
1
Function mode (MEAS
0 0 D1 D0)
DC measurement

nl
0 AC measurement

en es
17.2.12 W3-DIP2: (If switch SW to ON, it is Low Level) ＊ Pin2 Don’t care

O
r R ro TU
1 Pin Function
1 Pin = 1 RS232 mode off
1 Pin = 0 RS232 mode on
er rti
ce
17.2.13 FS9721_LP3 Measurement Mode Select:
MEA MEA MEA MEA Mode Select (1
0
1) Hz/duty (1
0
1)
Fo P R

4 3 2 1
1 1 1 1 DC/AC Voltage DC / AC Switch
(including DC mV mode) Hz/Duty/Voltage
FO

Switch
1 1 0 1 Ohm/Diode/Cont./CAP CAP=1:
Ohm/Diode/Cont.
Switch
CAP=0:
Ohm/Diode/Cont./C
AP Switch
1 0 1 0 DC Voltage
(no DC mV voltage Hz/Duty/Voltage
mode) Switch
1 0 0 1 AC Voltage
Hz/Duty/Voltage
Switch
1 0 1 1 DC mVmode
Hz/Duty/Current
Switch
1 0 0 0 10A ＊4 AC/DC Switch
Hz/Duty/ Current
Switch
1 1 1 0 mA ＊4 AC/DC Switch
Hz/Duty/ Current
Switch
1 1 0 0 µA ＊4 AC/DC Switch
0 1 1 1 Capacitance Mode

Rev. 2.1 37/39

 FS9721_LP3

0 1 0 1 Hz/Duty Cycle ＊1
Hz/Duty
0 0 D1 D0 ADP ＊2
0 1 1 0 ADP ＊3
0 1 0 0 ACA (400.0,4000)
17.2.13.1 Hz and Duty Cycle measurements take ADP measuring path as input terminal.
17.2.13.2 ADP is single ADC positive input point. The range of measuring voltage is
±400mV. LCD decimal location is decided by D1 and D0. 11 means no decimal,
01 means 40.00, 10 means 400.0 and 00 means 4.000 that display with one unit.
17.2.13.3 ADP can be 400.0mV/40.00mV autoranging to display respectively 4000 and

'
400.0.

y
ef e NE17.2.13.4 When TSTB=1, the current mode is as FS9711_LP3 to input 400mV/4V; when
TSTB=0, the current mode is as FS9711B to input 40mV/400mV.

nl
17.2.14 FS9721_LP3 Measurement Mode and Jumper Setup: (1 Pin = TSTB Open)
MEA4 MEA3 MEA2 MEA1 Mode Jumper Input

en es
1 1 1 1 DC/AC Voltage J2

O
(including DC mV mode) V/Diode/OHM/CAP, COM
r R ro TU
1 1 0 1 Ohm/Diode/Cont./CAP J1,J3
V/Diode/OHM/CAP, COM
1 0 1 0 DC Voltage J2
(no DC mV voltage mode) V/Diode/OHM/CAP, COM
er rti
1 0 0 1 AC Voltage J2

ce 0 1 1 DC mV mode J1
V/Diode/OHM/CAP, COM
Fo P R

V/Diode/OHM/CAP, COM
1 0 0 0 10A ＊4 J3,J8
V/Diode/OHM/CAP, COM
1 1 1 0 mA ＊4 J3,J8
V/Diode/OHM/CAP, COM
FO

1 1 0 0 µA ＊4 J3,J8
V/Diode/OHM/CAP, COM
0 1 1 1 Capacitance Mode J1,J3
V/Diode/OHM/CAP, COM
0 1 0 1 Hz/ Duty Cycle ＊1 J4, J6
ADP/ADP1,COM
0 0 D1 D0 ADP ＊2 J6
ADP/ADP1, COM
0 1 1 0 ADP ＊3 J6
ADP/ADP1, COM
0 1 0 0 ACA (400.0,4000) J3,J8 V/Diode/OHM/CAP, COM

18. Ordering Information

Product Number Description Package Type
FS9721_LP3 Die form (78 pins)
FS9721_LP3 100-pin QFP (Not Pb free package)
FS9721_LP3-PCE Pb free package part number. 100-pin QFP (Pb free package)

Rev. 2.1 38/39

 FS9721_LP3

19. Revision History

Ver. Date Page Description
1.5 2004/04/09 3-4, 32 1. Change file name format from
“FS9721_LP3 Data Sheet_V1.4.doc” to
“FS9721_LP3_DataSheet_V15.doc”.
2. Change page top and bottom space format.
3. Add numbers on Features and Application Field on page 3 and 4.
4. Add CR-004 on the bottom page space.
5. Add ordering information.
1.6 2004/11/18 8 1. Revise the Diagram 3 78PIN Dice.
33 2. Add revision history on the last page of the data sheet.

'
1.7 2005/07/11 8 1. Diagram 3 78PIN Dice in Ver. 1.6 is not correct. Revise it to the right

y
ef e NE
one.
32 1. Revise ordering information. Add Pb-free package part number.
1.8 2005/08/09 4 1. Delete 5.120nF Capacitance measurement mode.

nl
2. Correct Frequency measurement mode 5000 counts for 5120counts.
10 1. In the “9.Technical specification”, correct Capacitance measurement
mode 4000 counts for 5120counts, and delete 5.120nF measurement

en es
mode.

O
12,30 1. In the 10.3, LCDC1 and LCDC2=10 display COM2 and SEG14 (hFE).
r R ro TU
LCDC1 and LCDC2=01 display COM3 and SEG14(℃ ).
19 1. Delete diagram 11 “4.5V power supply “and diagram 12 “6.0V power
supply”,and modify serial number after them.
er rti
26 1. In the 15.17 Capacitance measurement,delete the segment“in actual
application……”.
1.9

ce
2006/03/23 30-32 1. In the 17.2.7, 17.2.13 and 17.2.14, correct MEAS=1111 AC/DC
voltage for DC/AC voltage .Correct MEAS=1011 DCmA mode for DCmV
Fo P R

mode.
1.9 2006/03/23 15-16 The Diagram 6 and Diagram 7,change the resistance R4 from
174K to 82K, the resistance R10 from 500K to 100K and the resistance
R31 from 10K to 1K.
FO

18 The Diagram 8 Power Circuit, change the resistance R4 from 174K to

82K.
2.0 2008/10/31 1 The title shows wrong product name.
It has correct from FS 9721_LP1 to FS 9721_LP3.
2.1 2014/05/22 2 Revised company address

Rev. 2.1 39/39