Presented By

Dr.R.Murugan
Assistant Professor
Department of Electronics and Communication
Engineering
National Institute of Technology Silchar

TM
1 1
 Agenda

 Introduction
Architecture
Programmers Model
Instruction Set
GPIO Ports

TM
2 2
 History of ARM
• ARM (Advanced RISC Machine) started as a new, powerful, CPU design for
the replacement of the 8-bit 6502 in Acorn Computers (Cambridge, UK,
1985)
• First models had only a 26-bit program counter, limiting the memory space
to 64 MB (not too much by today standards, but a lot at that time).
• 1990 spin-off: ARM renamed Advanced RISC Machines
• ARM now focuses on Embedded CPU cores
• IP licensing: Almost every silicon manufacturer sells some microcontroller
with an ARM core. Some even compete with their own designs.
• Processing power with low current consumption
• Good MIPS/Watt figure
• Ideal for portable devices
• Compact memories: 16-bit opcodes (Thumb)
• New cores with added features
• Harvard architecture (ARM9, ARM11, Cortex)
• Floating point arithmetic
• Vector computing (VFP, NEON)
• Java language (Jazelle) 3
TM
3
 Facts
• 32-bit CPU
• 3-operand instructions (typical): ADD Rd,Rn,Operand2
• RISC design…
• Few, simple, instructions
• Load/store architecture (instructions operate on registers, not memory)
• Large register set
• Pipelined execution
• … Although with some CISC touches…
• Multiplication and Load/Store Multiple are complex instructions (many cycles
longer than regular, RISC, instructions)
• … And some very specific details
• No stack. Link register instead
• PC as a regular register
• Conditional execution of all instructions
• Flags altered or not by data processing instructions (selectable)
• Concurrent shifts/rotations (at the same time of other processing)
• …
TM
4 4
 Agenda

Introduction
 Architecture
Programmers Model
Instruction Set
GPIO Ports

TM
5 5
 Topologies
Von Neumann Harvard

ARM9s
ARM7s and newers
and olders
Inst. Data

AHB
bus
I D
Cache Cache
MEMORY
& I/O

Bus Interface

AHB
Memory-mapped I/O: bus

• No specific instructions for I/O

(use Load/Store instr. instead) MEMORY
• Peripheral’s registers at some & I/O
memory addresses
TM
6 6
 ARM A[31:0]

Architecture
Address Register Address
Incrementer

PC bus
PC

REGISTER
BANK

ALU bus

Control Lines
INSTRUCCTION
DECODER
Multiplier

A bus

B bus
SHIFT

A.L.U.
Instruction Reg.

Thumb to
ARM
Write Data Reg. Read Data Reg.
translator

D[31:0]
 ARM Pipelining examples
ARM7TDMI Pipeline

FETCH DECODE EXECUTE

Reg. Reg.
Read Shift ALU Write

1 Clock cycle

ARM9TDMI Pipeline

FETCH DECODE EXECUTE MEMORY WRITE

Reg. Reg.
Shift ALU access
Read Write

1 Clock cycle

• Fetch: Read Op-code from memory to internal Instruction Register

• Decode: Activate the appropriate control lines depending on Opcode
• Execute: Do the actual processing

TM
8 8
 ARM7TDMI Pipelining (I)

1 FETCH DECODE EXECUTE

2 FETCH DECODE EXECUTE

3 FETCH DECODE EXECUTE

instruction
time

• Simple instructions (like ADD) Complete at a rate of one per cycle

TM
9 9
 ARM7TDMI Pipelining (II)
• More complex instructions:

1 ADD FETCH DECODE EXECUTE

2 STR FETCH DECODE Cal. ADDR Data Xfer.

3 ADD FETCH stall DECODE EXECUTE

4 ADD FETCH stall DECODE EXECUTE

5 ADD FETCH DECODE EXECUTE

instruction
time

STR : 2 effective clock cycles (+1 cycle)

TM
10 10
Pipeline
ARM7

ARM9

In execution, pc always 8 bytes ahead

TM
11 11
 Arithmetic and Carry Flag

Carry flag behavior for subtraction

SBC R, #0 (4-bit examples)
A B
32 1 0 1 0 R
32
SUB
1 1 1 1 #0
0 Ci
32 Co 1 1 0 0 1
= 0 for ADD

Co adder Ci = 1 for SUB

1 0 1 0 R
to C_flag
= C_flag for ADC, SBC #0
32 1 1 1 1
1 Ci
Co 1 1 0 1 0
ALU equivalent for arithmetic instructions

Carry acts as an inverted borrow

• Same as 6502, PowerPC (Borrow = not Carry)

• In contrast with Z80, Intel x86, m68k, many others (Borrow = Carry)
TM
12 12
 Agenda

Introduction
Architecture
 Programmers Model
Instruction Set
GPIO Ports

TM
13 13
 Data Sizes and Instruction Sets

 The ARM is a 32-bit architecture.

 When used in relation to the ARM:

 Byte means 8 bits
 Halfword means 16 bits (two bytes)
 Word means 32 bits (four bytes)

 Most ARM’s implement two instruction sets

 32-bit ARM Instruction Set
 16-bit Thumb Instruction Set

TM
14 14
 Processor Modes

 The ARM has seven operating modes:

 User : unprivileged mode under which most tasks run

 FIQ : entered when a high priority (fast) interrupt is raised

 IRQ : entered when a low priority (normal) interrupt is raised

 SVC : (Supervisor) entered on reset and when a Software Interrupt

instruction is executed

 Abort : used to handle memory access violations

 Undef : used to handle undefined instructions

 System : privileged mode using the same registers as user mode

TM
15 15
 The Registers

 ARM has 37 registers all of which are 32-bits long.

 1 dedicated program counter
 1 dedicated current program status register
 5 dedicated saved program status registers
 30 general purpose registers

 The current processor mode governs which of several banks is

accessible. Each mode can access
 a particular set of r0-r12 registers
 a particular r13 (the stack pointer, sp) and r14 (the link register, lr)
 the program counter, r15 (pc)
 the current program status register, cpsr

Privileged modes (except System) can also access

 a particular spsr (saved program status register)

TM
16 16
 The ARM Register Set

Current Visible Registers

r0
Abort
Undef
SVC
User
IRQ
FIQ Mode
Mode
Mode
Mode
Mode r1
r2
r3 Banked out Registers
r4
r5
User,
r6 User FIQ IRQ SVC Undef Abort
r7
SYS
r8 r8 r8
r9 r9 r9
r10 r10 r10
r11 r11 r11
r12 r12 r12
r13 (sp) r13 (sp) r13 (sp) r13 (sp) r13 (sp) r13 (sp) r13 (sp)
r14 (lr) r14 (lr) r14 (lr) r14 (lr) r14 (lr) r14 (lr) r14 (lr)
r15 (pc)

cpsr
spsr spsr spsr spsr spsr spsr

TM
17 17
 Special Registers

 Special function registers:

 PC (R15): Program Counter. Any instruction with PC as its destination register
is a program branch

 LR (R14): Link Register. Saves a copy of PC when executing the BL instruction

(subroutine call) or when jumping to an exception or interrupt routine
- It is copied back to PC on the return from those routines

 SP (R13): Stack Pointer. There is no stack in the ARM architecture. Even so,
R13 is usually reserved as a pointer for the program-managed stack

 CPSR : Current Program Status Register. Holds the visible status register

 SPSR : Saved Program Status Register. Holds a copy of the previous status
register while executing exception or interrupt routines
- It is copied back to CPSR on the return from the exception or interrupt
- No SPSR available in User or System modes

TM
18 18
 Register Organization Summary
User,
FIQ IRQ SVC Undef Abort
SYS
r0
r1
User
r2 mode
r3 r0-r7,
r4 r15, User User User User
r5 and mode mode mode mode
cpsr r0-r12, r0-r12, r0-r12, r0-r12,
r6
r15, r15, r15, r15,
r7 and and and and
r8 r8 cpsr cpsr cpsr cpsr
r9 r9
r10 r10
r11 r11
r12 r12
r13 (sp) r13 (sp) r13 (sp) r13 (sp) r13 (sp) r13 (sp)
r14 (lr) r14 (lr) r14 (lr) r14 (lr) r14 (lr) r14 (lr)
r15 (pc)

cpsr
spsr spsr spsr spsr spsr

Note: System mode uses the User mode register set

TM
19 19
 Program Status Registers
31 28 27 24 23 16 15 8 7 6 5 4 0

N Z C V undefined I F T mode

f s x c

 Condition code flags Interrupt Disable bits.

 N = Negative result from ALU I = 1: Disables the IRQ.
 Z = Zero result from ALU F = 1: Disables the FIQ.
 C = ALU operation Carried out
 V = ALU operation oVerflowed
T Bit (Arch. with Thumb mode only)
T = 0: Processor in ARM state
 Mode bits T = 1: Processor in Thumb state
10000 User
10001 FIQ Never change T directly (use BX instead)
10010 IRQ Changing T in CPSR will lead to
10011 Supervisor unexpected behavior due to pipelining
10111 Abort
11011 Undefined Tip: Don’t change undefined bits.
11111 System This allows for code compatibility with
newer ARM processors

TM
20 20
 Program Counter (R15)

 When the processor is executing in ARM state:

 All instructions are 32 bits wide
 All instructions must be word aligned
 Therefore the PC value is stored in bits [31:2] and bits [1:0] are zero
 Due to pipelining, the PC points 8 bytes ahead of the current instruction, or 12
bytes ahead if current instruction includes a register-specified shift

 When the processor is executing in Thumb state:

 All instructions are 16 bits wide
 All instructions must be halfword aligned
 Therefore the PC value is stored in bits [31:1] and bit [0] is zero

TM
21 21
 Exception Handling

 When an exception occurs, the ARM:

 Copies CPSR into SPSR_<mode>
 Sets appropriate CPSR bits:
 Changes to ARM state 0x1C FIQ
 Changes to related mode
0x18 IRQ
 Disables IRQ
 Disables FIQ (only on fast interrupts)
0x14 (Reserved)
 Stores the return address in LR_<mode> 0x10 Data Abort
 Sets PC to vector address 0x0C Prefetch Abort
0x08 Software Interrupt
 To return, exception handler needs to:
0x04 Undefined Instruction
 Restore CPSR from SPSR_<mode>
0x00 Reset
 Restore PC from LR_<mode>
(more about this later…) Vector Table
This can only be done in ARM state.

TM
22 22
 Agenda

Introduction
Architecture
Programmers Model
 Instruction Set (for ARM state)
GPIO Ports

TM
23 23
 Conditional Execution and Flags

 ARM instructions can be made to execute conditionally by postfixing

them with the appropriate condition code field.
 This improves code density and performance by reducing the number of
forward branch instructions.
CMP r3,#0 CMP r3,#0
BEQ skip ADDNE r0,r1,r2
ADD r0,r1,r2
skip

 By default, data processing instructions do not affect the condition code

flags but the flags can be optionally set by using “S” (comparisons
always set the flags).
loop
…
decrement r1 and set flags
SUBS r1,r1,#1
BNE loop if Z flag clear then branch

TM
24 24
 Condition Codes

 The 15 possible condition codes are listed below:

 Note AL is the default and does not need to be specified

Suffix Description Flags tested

EQ Equal Z=1
NE Not equal Z=0
CS/HS Unsigned higher or same C=1
CC/LO Unsigned lower C=0
MI Minus N=1
PL Positive or Zero N=0
VS Overflow V=1
VC No overflow V=0
HI Unsigned higher C=1 & Z=0
LS Unsigned lower or same C=0 or Z=1
GE Greater or equal N=V
LT Less than N!=V
GT Greater than Z=0 & N=V
LE Less than or equal Z=1 or N=!V
AL Always

TM
25 25
 Examples of conditional
execution
 Use a sequence of several conditional instructions
if (a==0) func(1);
CMP r0,#0
MOVEQ r0,#1
BLEQ func

 Set the flags, then use various condition codes

if (a==0) x=0;
if (a>0) x=1;
CMP r0,#0
MOVEQ r1,#0
MOVGT r1,#1

 Use conditional compare instructions

if (a==4 || a==10) x=0;
CMP r0,#4
CMPNE r0,#10
MOVEQ r1,#0

TM
26 26
 Data processing Instructions
 Consist of :
 Arithmetic: ADD ADC SUB SBC RSB RSC
 Logical: AND ORR EOR BIC
 Comparisons: CMP CMN TST TEQ
 Data movement: MOV MVN

 These instructions only work on registers, NOT memory.

31 28 25 24 21 20 19 16 15 12 11 0

cond. 0 0 L op-code S Rn Rd Operand 2

L, Literal: 0: Operand 2 from register, 1: Operand 2 immediate

 Syntax:
<Operation>{<cond>}{S} Rd, Rn, Operand2

 {S} means that the Status register is going to be updated

 Comparisons always update the status register. Rd is not specified
 Data movement does not specify Rn
 Second operand is sent to the ALU via barrel shifter.
TM
27 27
 The Barrel Shifter
LSL : Logical Left Shift ASR: Arithmetic Right Shift

CF Destination 0 Destination CF

Multiplication by a power of 2 Division by a power of 2,

preserving the sign bit

LSR : Logical Shift Right ROR: Rotate Right

...0 Destination CF Destination CF

Division by a power of 2 Bit rotate with wrap around

from LSB to MSB

RRX: Rotate Right Extended

Destination CF

Single bit rotate with wrap around

from CF to MSB

TM
28 28
 Using the Barrel Shifter:
The Second Operand
Operand Operand
Register, optionally with shift operation
1 2
 Shift value can be either be:
 5 bit unsigned integer
 Specified in bottom byte of another
Barrel register.
Shifter  Used for multiplication by a power of 2
Example: ADD R1, R2, R3, LSL #2

(R2 + R3*4) -> R1

Immediate value
 8 bit number, with a range of 0-255.
ALU
 Rotated right through even number of
positions
 Allows increased range of 32-bit
constants to be loaded directly into
Result registers

TM
29 29
 Immediate constants (1)

 No ARM instruction can contain a 32 bit immediate constant

 All ARM instructions are fixed as 32 bits long
 The data processing instruction format has 12 bits available for operand2

11 8 7 0
rot immed_8
Quick Quiz:
x2 0xe3a004ff
Shifter
ROR
MOV r0, #???

 4 bit rotate value (0-15) is multiplied by two to give range 0-30 in steps of 2
 Rule to remember is “8-bits shifted by an even number of bit positions”.

TM
30 30
 Immediate constants (2)
 Examples:
31 0
ror #0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 range 0-0x000000ff step 0x00000001

ror #8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 range 0-0xff000000 step 0x01000000

ror #30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 range 0-0x000003fc step 0x00000004

 The assembler converts immediate values to the rotate form:

 MOV r0,#4096 ; uses 0x40 ror 26
 ADD r1,r2,#0xFF0000 ; uses 0xFF ror 16

 The bitwise complements can also be formed using MVN:

 MOV r0, #0xFFFFFFFF ; assembles to MVN r0,#0

 Values that cannot be generated in this way will cause an error.

TM
31 31
 Loading 32 bit constants

 To allow larger constants to be loaded, the assembler offers a pseudo-

instruction:
 LDR rd, =const (notice the “=“ sign)
 This will either:
 Produce a MOV or MVN instruction to generate the value (if possible).

or
 Generate a LDR instruction with a PC-relative address to read the constant
from a literal pool (Constant data area embedded in the code).
 For example
 LDR r0,=0xFF => MOV r0,#0xFF
 LDR r0,=0x55555555 => LDR r0,[PC,#Imm12]
…
…
DCD 0x55555555
 This is the recommended way of loading constants into a register

TM
32 32
 Loading addresses: ADR

 The Assembler includes the pseudo-instruction ADR, intended

to load an address into a register
ADR Rd, label
 ADR will be translated into a data processing instruction which
uses PC as the source operand
 For example:
.text Note: PC is 8 bytes ahead of the
.arm
.globl _start
current instruction (pipelining)

_start: mov r0,#1 8074: e3a00001 mov r0, #1

adr r1,msg1 8078: e28f1008 add r1, pc, #8
mov r2,#12 807c: e3a0200c mov r2, #12
swi 0x900004 8080: ef900004 swi 0x00900004
swi 0x900001 8084: ef900001 swi 0x00900001
8088: 6c6c6548
msg1: .ascii "Hello World\n" 808c: 6f57206f
8090: 0a646c72

TM
33 33
 Data processing instr. FLAGS
 Flags are changed only if the S bit of the op-code is set:
Mnemonics ending with “s”, like “movs”, and comparisons: cmp, cmn, tst, teq
 N and Z have the expected meaning for all instructions
 N: bit 31 (sign) of the result
 Z: set if result is zero
 Logical instructions (AND, EOR, TST, TEQ, ORR, MOV, BIC, MVN)
 V: unchanged
 C: from barrel shifter if shift ≠ 0. Unchanged otherwise
 Arithmetic instructions (SUB, RSB, ADD, ADC, SBC, RSC, CMP, CMN)
 V: Signed overflow from ALU
 C: Carry (bit 32 of result) from ALU
 When PC is the destination register (exception return)
 CPSR is copied from SPSR. This includes all the flags.
 No change in user or system modes
Example: SUBS PC,LR,#4 @ return from IRQ

TM
34 34
 Multiply

 Syntax:
 MUL{<cond>}{S} Rd, Rm, Rs Rd = Rm * Rs
 MLA{<cond>}{S} Rd,Rm,Rs,Rn Rd = (Rm * Rs) + Rn
 [U|S]MULL{<cond>}{S} RdLo, RdHi, Rm, Rs RdHi,RdLo := Rm*Rs
 [U|S]MLAL{<cond>}{S} RdLo, RdHi, Rm, Rs RdHi,RdLo:=(Rm*Rs)+RdHi,RdLo

 Cycle time
 Basic MUL instruction
 2-5 cycles on ARM7TDMI
 1-3 cycles on StrongARM/XScale
 2 cycles on ARM9E/ARM102xE
 +1 cycle for ARM9TDMI (over ARM7TDMI)
 +1 cycle for accumulate (not on 9E though result delay is one cycle longer)
 +1 cycle for “long”

 Above are “general rules” - refer to the TRM for the core you are using
for the exact details

TM
35 35
 Branch instructions

 Branch : B{<cond>} label

 Branch with Link : BL{<cond>} subroutine_label

31 28 27 25 24 23 0

Cond 1 0 1 L Offset

Link bit 0 = Branch

1 = Branch with link
Condition field

 The processor core shifts the offset field left by 2 positions, sign-extends
it and adds it to the PC
 ± 32 Mbyte range
 How to perform longer branches or absolute address branches?
solution: LDR PC,…

TM
36 36
 ARM Branches and Subroutines

 BL <subroutine>
 Stores return address in LR
 Returning implemented by restoring the PC from LR
 For non-leaf subroutines, LR will have to be stacked

func1 func2
STMFD :
: sp!,{regs,lr}
:
: :
:
BL func1 BL func2
:
: :
:
: LDMFD
sp!,{regs,pc} MOV pc, lr

main program subroutine leaf subroutine

(no calls)
TM
37 37
 Single register data transfer

LDR STR Word

LDRB STRB Byte
LDRH STRH Halfword
LDRSB Signed byte load
LDRSH Signed halfword load

 Memory system must support all access sizes

 Syntax:
 LDR{<cond>}{<size>} Rd, <address>
 STR{<cond>}{<size>} Rd, <address>

e.g. LDREQB

TM
38 38
 Address accessed

 Address accessed by LDR/STR is specified by a base register plus an

offset
 For word and unsigned byte accesses, offset can be
 An unsigned 12-bit immediate value (ie 0 - 4095 bytes).
LDR r0,[r1,#8]
 A register, optionally shifted by an immediate value
LDR r0,[r1,r2]
LDR r0,[r1,r2,LSL#2]
 This can be either added or subtracted from the base register:
LDR r0,[r1,#-8]
LDR r0,[r1,-r2]
LDR r0,[r1,-r2,LSL#2]
 For halfword and signed halfword / byte, offset can be:
 An unsigned 8 bit immediate value (ie 0-255 bytes).
 A register (unshifted).
 Choice of pre-indexed or post-indexed addressing

TM
39 39
 Pre or Post Indexed Addressing?
 Pre-indexed: STR r0,[r1,#12]
Offset r0
Source
12 0x20c 0x5 0x5 Register
for STR
r1
Base
Register 0x200 0x200

Base-update form (‘!’): STR r0,[r1,#12]!

 Post-indexed: STR r0,[r1],#12

Updated r1 Offset
Base 0x20c 12 0x20c
Register r0
Source
Original r1 0x5 Register
Base 0x5 for STR
0x200
Register 0x200

Base register always updated

TM
40 40
 LDM / STM operation

 Load/Store Multiple Syntax:

<LDM|STM>{<cond>}<addressing_mode> Rb{!}, <register list>
 4 addressing modes:
LDMIA / STMIA increment after
LDMIB / STMIB increment before
LDMDA / STMDA decrement after
LDMDB / STMDB decrement before
IA IB DA DB
LDMxx r10, {r0,r1,r4} r4
STMxx r10, {r0,r1,r4}
r4 r1
r1 r0 Increasing
Base Register (Rb) r10 r0 r4 Address
r1 r4

Base-update possible: r0 r1
LDM r10!,{r0-r6} r0

TM
41 41
 LDM/STM for Stack Operations
 Traditionally, a stack grows down in memory, with the last “pushed”
value at the lowest address. The ARM also supports ascending stacks,
where the stack structure grows up through memory.
 The value of the stack pointer can either:
• Point to the last occupied address (Full stack)
– and so needs pre-decrementing/incrementing (ie before the push)
• Point to an unoccupied address (Empty stack)
– and so needs post-decrementing/incrementing (ie after the push)

 The stack type to be used is given by the postfix to the instruction:

• STMFD / LDMFD : Full Descending stack
• STMFA / LDMFA : Full Ascending stack.
• STMED / LDMED : Empty Descending stack
• STMEA / LDMEA : Empty Ascending stack
 Note: ARM Compilers will always use a Full descending stack.

TM
42 42
 Stack Examples

STMFD sp!, STMED sp!, STMFA sp!, STMEA sp!,

{r0,r1,r3-r5} {r0,r1,r3-r5} {r0,r1,r3-r5} {r0,r1,r3-r5}

0x418
SP r5 SP
r4 r5
r3 r4
r1 r3
r0 r1
Old SP Old SP r5 Old SP Old SP r0 0x400
r5 r4
r4 r3
r3 r1
r1 r0
SP r0 SP
0x3e8

TM
43 43
 LDM/STM Alias Names

 STMIA, STMIB, STMDA, STMDB are the same instructions as

STMEA, STMFA, STMED, STMFD, respectively

 LDMIA, LDMIB, LDMDA, LDMDB are also the same instructions as

LDMFD, LDMED, LDMFA, LDMEA, respectively

 The later names are useful when working with stacks

TM
44 44
 LDM/STM: ^ modifier

 The ^ modifier changes the behavior of LDM and STM. There are 2 cases:

 If the PC is not included in the register list:

 A ‘^’ specifies a transfer to/from the user register bank
 Used in exception handlers to inspect/modify the user mode registers

Example: stmia r0,{sp,lr}^ @ Transfer SP_user and LR_user to memory

ldr r1,[r0] @ R1=SP_user
ldr r2,[r0,#4] @ R2=LR_user
 If the PC is included in the register list (LDM only):
 The SPSR is copied to CPSR
 Appropriate for exception return
Example: ldmfd sp!, {r4-r7,pc}^ @ return from SWI

TM
45 45
 PSR Transfer Instructions
31 28 27 24 23 16 15 8 7 6 5 4 0

N Z C V undefined I F T mode

f s x c

 MRS and MSR allow contents of CPSR / SPSR to be transferred to / from

a general purpose register.
 Syntax:
 MRS{<cond>} Rd,<psr> ; Rd = <psr>
 MSR{<cond>} <psr[_fields]>,Rm ; <psr[_fields]> = Rm

where
 <psr> = CPSR or SPSR
 [_fields] = any combination of ‘fsxc’

 Also an immediate form

 MSR{<cond>} <psr_fields>,#Immediate

 In User Mode, all bits can be read but only the condition flags (_f) can be
written.

TM
46 46
 Software Interrupt (SWI)
31 28 27 24 23 0

Cond 1 1 1 1 SWI number (ignored by processor)

Condition Field

 Causes an exception trap to the SWI hardware vector

 The SWI handler can examine the SWI number to decide what operation
has been requested.
 By using the SWI mechanism, an operating system can implement a set
of privileged operations which applications running in user mode can
request (System Calls).
 Syntax:
 SWI{<cond>} #<SWI number>

TM
47 47
 Thumb State
 Thumb is a 16-bit instruction set
 Optimized for code density from C code (~65% of ARM code size)
 Improved performance from memory with a narrow data bus
 Subset of the functionality of the ARM instruction set
 Core has additional execution state - Thumb
 Switch between ARM and Thumb via the BX Rn instruction (Branch and eXchange).
If Rn.0 is 1 (odd address) the processor will change to thumb state.
15 0

ADD r2,#1
Thumb instruction set limitations:
16-bit Thumb Instruction
 Conditional execution only for branches
 Source and destination registers identical
 Only Low registers (R0-R7) used
 Constants are of limited size
31 0  Inline barrel shifter not used
ADDS r2,r2,#1
 No MSR, MRS instructions
32-bit ARM Instruction
TM
48 48
 Atomic data swap

 Exchanges a word or byte between a register and a

memory location
 This operation cannot be interrupted, not even by DMA
 Main use: Operating System semaphores
 Syntax:
 SWP {<cond>} Rd, Rm, [Rn]
 SWPB{<cond>} Rd, Rm, [Rn]

Rd=[Rn]; [Rn]=Rm (Rd and Rm can be the same)

TM
49 49
 Exception / Interrupt Return

 How to restore CPSR from SPCR?

 Data processing instruction with S-bit set (update status) and PC as the
destination register:
 MOVS pc, lr
 SUBS pc, lr, #4
 Load Multiple, restoring PC from a stack, and with the special qualifier ‘^’:
 LDMFD sp!, {r0-r12, pc}^

 Different return for each exception/interrupt:

SWI: MOVS pc, lr UNDEF: MOVS pc, lr
FIQ: SUBS pc, lr, #4 IRQ: SUBS pc, lr, #4
Prefetch Abort: SUBS pc, lr, #4 Data Abort: SUBS pc, lr, #8

TM
50 50
 Coprocessors

 Coprocessor instructions:
 Coprocessor data operation: CDP
 Coprocessor Load/Store: LDC, STC
 Coprocessor register transfer: MRC, MCR
(some coprocessors, like P14 and P15, only support MRC and MCR)

 A 4-bit coprocessor number (Pxx) has to be specified in these

instructions.
 Result in UNDEF exceptions if coprocessor is missing
 The most common coprocessors:
 P15: System control (cache, MMU, …)
 P14: Debug (Debug Communication Channel)
 P1, P4, P10: Floating point (FPA, FPE, Maverick, VFP, …)

 The assembler can translate the floating-point mnemonics into

coprocessor instructions.

TM
51 51
 Agenda

Introduction
Architecture
Programmers Model
Instruction Set
GPIO Ports

TM
52 52
 ARM7TDMI-S processor GPIO Ports
LPC2148 has two 32-bit General Purpose I/O ports
1. PORT0
2. PORT1
PORT0 is a 32-bit port
 Out of these 32 pins, 28 pins can be configured as either general purpose input
or output.
 1 of these 32 pins (P0.31) can be configured as general-purpose output only.
 3 of these 32 pins (P0.24, P0.26 and P0.27) are reserved. Hence, they are not
available for use. Also, these pins are not mentioned in pin diagram.
PORT1 is also a 32-bit port. Only 16 of these 32 pins (P1.16 – P1.31) are
available for use as general-purpose input or output.
Almost every pin of these two ports has some alternate function available. For
example, P0.0 can be configured as the TXD pin for UART0 or as PWM1 pin as
well. The functionality of each pin can be selected using the Pin Function Select
Registers.

TM
53 53
LPC2148 Pin Diagram

TM
54 54
 Pin Function Select Registers

Pin Function Select Registers are 32-bit registers. These registers are used to
select or configure specific pin functionality.
There are 3 Pin Function Select Registers in LPC2148:
1. PINSEL0 : - PINSEL0 is used to configure PORT0 pins P0.0 to P0.15.
2. PINSEL1 : - PINSEL1 is used to configure PORT0 pins P0.16 to P0.31.
3. PINSEL2 : - PINSEL2 is used to configure PORT1 pins P1.16 to P1.31.

TM
55 55
 Fast and Slow GPIO Registers

 There are 5 Fast (also called Enhanced GPIO Features Registers) GPIO Registers and
4 Slow (also called Legacy GPIO Registers) GPIO Registers available to control PORT0
and PORT1.
 The Slow Registers allow backward compatibility with earlier family devices using the
existing codes.
Slow GPIO Registers
 IOxPIN (GPIO Port Pin value register)

 IOxSET (GPIO Port Output Set register)

 IOxDIR (GPIO Port Direction control register)

 IOxCLR (GPIO Port Output Clear register)

Fast GPIO Registers

 FIOxDIR (Fast GPIO Port Direction control register)

 FIOxMASK (Fast Mask register for port)

 FIOxPIN (Fast Port Pin value register using FIOMASK)

 FIOxSET (Fast Port Output Set register using FIOMASK)

 FIOxCLR (Fast Port Output Clear register using FIOMASK)

TM
56 56