Logic Lec - 2 - 2022
Logic Lec - 2 - 2022
https://AssemSite8.wix.com/site8
1
Microprocessor 2021-22
Design the following logic Multiplexer
based on VHDL code
inp0
inp1
Multiplexer Bitout
inp2
inp3
2
Sel
The
Entity
ports
Designing Multiplexer based on flowchart method
using simulator “FPGAdv 8.1”
Design the following logic De-multiplexer
(DeMUX) based on VHDL code
8 output1
8 output2
8
input DeMUX 8
output3
8
output4
2
Selector
The
Entity
ports
Designing DeMux 1X4
using Select-when
The standard Logic Decoder
𝑵 Decoder 𝟐𝑵
Inputs
Outputs
Four_Bits_in 4 16 Decoder_out
Decoder
Inputs Outputs Outputs
[4 bits] [16 bits] [hex]
Note
in out
0000 ..0001
0001 ..0010
0010 ..0100
0011 ..1000
-- --
-- --
Your Task
Design Decoder 3X8 with enable pin
using “Case-when” based on VHDL
codes.
The standard Logic Encoder
From logical model point-of -view
It is combinational logic circuit has up−to 𝟐𝑵 inputs and N
outputs
Inputs Outputs
𝟐𝑵 Encoder 𝑵
16 4
Encoder_in Encoder Encoder_out
Note
Your Task
Design Encoder 8X3 using “Case-
when” with enable pin based on the
VHDL.
Design the following 8-bit logic Comparator based
on VHDL code
8 Less
Bus_1
Equal
Comparator
8 Grater
Bus_2
Designing comparator
using if-statement
Why we can’t use “Case-when” in
designing the logic Comparator?
Why we can’t use “Case-when” in designing
the comparator?